MK50H28 datasheet(1/64 Pages) STMICROELECTRONICS

部件名	MK50H28

功能描述	MULTI LOGICAL LINK FRAME RELAY CONTROLLER

PDF	64 Pages

Scroll/Zoom	100%

制造商	STMICROELECTRONICS [STMicroelectronics]

网页	http://www.st.com

标志

1 / 64 page

MK50H28

MULTI LOGICAL LINK

FRAME RELAY CONTROLLER

SECTION 1 - FEATURES

Based on ITU Q.933 Annex A and T1.617 An-

nex D Standards for Frame Relay Service and

Additional Pocedures for Permanent Virtual

Circuits(PVCs).

Optional Transparent Mode (no LMI Protocol

Processing - all frame data received).

Local Management Link Protocol with optional

Bi-directional message processing.

Detects and indicates service-affecting errors

in the timing or content of events.

Programmable

Timers/Counters: nT1/T391,

nT2/T392, nN1/N391, nN2/N392, nN3/N393

and dN1 for the LMI/LIV channel.

Provides Error Counters for the LMI channel

and Congestion Statistics for all the active

channels.

LMI/LIV Frames can be transmitted/received

on DLCI 0 or 1023.

Supports reception of up to 4 octets of address

field with a maximum of 8192 active channels

or DLCIs (Data Link Connection Identifiers)

Priority DLCI scheme for channels requiring

higher rate of service.

Buffer Management includes:

- Initialization Block

- Address Look Up Table

- Context Table

- Separate Receive and Transmit Rings of vari-

able size for each active channel

On chip DMA control with programmable burst

length.

Handles all HDLC frame formatting:

- Zero bit insertion and deletion

- FCS (CRC) generation and detection

- Frame delimiting with flags

Programmable minimum frame spacing on

transmission (1-62 flags between frames).

Selectable FCS (CRC) of 16 or 32 bits.

Testing Facilities: Internal Loopback, Silent

Loopback, Clockless Loopback, and Self Test.

System clock rates up to 25 MHz.

CMOS process; Fully compatible with both 8

and 16 bit systems; All inputs and outputs are

TTL compatible.

Programmable for full or half duplex operation.

Pin-for-pin compatible and architecturally the

same as the MK50H25 (X.25/LAPD) and

MK50H27 (CCS#7).

SECTION 2 - DESCRIPTION

The STMicroelectronics MK50H28 Multi-Logical

Link Communications Controller is a CMOS VLSI

device which provides link level data communica-

tions control for Frame Relay Applications on Per-

manent Virtual Circuits (PVCs). The MK50H28

will perform frame formating including: frame de-

limiting with flags, transparency (so-called ”bit-

stuffing”), plus FCS (CRC) generation and detec-

tion. It also supports Local Management Interface

(LMI) protocol with the ”Optional Bidirectional Pro-

cedures” (Annex D, T1.617 - 1991 and T1.617a-

1994).

One of the outstanding features of the MK50H28

is its buffer management which includes on-chip

dual channel DMA. This feature allows users to

receive and transmit multiple data frames at a

time. (A conventional serial communications con-

trol chip plus a separate DMA chip would handle

data for only a single block at a time.)

The

March 2000

DIP48

PLCC52

®

1/64

类似零件编号 - MK50H28

制造商	部件名	数据表	功能描述
STMicroelectronics	MK50H25	515Kb / 64P	HIGH SPEED LINK LEVEL CONTROLLER Jul-1994
	MK50H25DIP	515Kb / 64P	HIGH SPEED LINK LEVEL CONTROLLER Jul-1994
	MK50H25PLCC	515Kb / 64P	HIGH SPEED LINK LEVEL CONTROLLER Jul-1994
	MK50H25Q	515Kb / 64P	HIGH SPEED LINK LEVEL CONTROLLER Jul-1994
	MK50H27	417Kb / 56P	Signalling System 7 Link Controller Sep-1997

More results

类似说明 - MK50H28

制造商	部件名	数据表	功能描述
Motorola, Inc	MC68606	94Kb / 2P	Multi-Link LAPD(MLAPD) Protocol Controller
PMC-Sierra, Inc	PM7364	2Mb / 325P	FRAME ENGINE AND DATA LINK MANAGER
	PM7367	2Mb / 323P	FRAME ENGINE AND DATA LINK MANAGER
	PM7380	48Kb / 2P	Frame Engine and Data Link Manager
	PM7381	44Kb / 2P	Frame Engine and Data Link Manager
	PM7384	44Kb / 4P	Frame Engine and Data Link Manager
ATMEL Corporation	TSS461E	817Kb / 57P	VAN Data Link Controller
Semtech Corporation	SC4201	226Kb / 9P	Multi-Phase Link Controller
Semtech Corporation	SC4201	243Kb / 12P	Multi-Phase Link Controller
LANSDALE Semiconductor ...	ML145488	200Kb / 12P	Dual Data Link Controller