MPC852T datasheet(13/80 Pages) FREESCALE

13 / 80 page

MPC852T PowerQUICC™ Hardware Specifications, Rev. 4

Freescale Semiconductor

Layout Practices

The MBMR[GPLB4DIS], PAPAR, PADIR, PBPAR, PBDIR, PCPAR, and PCDIR should be configured

with the mandatory value in Table 6 in the boot code after the reset deasserts.

11 Layout Practices

Each VDD pin on the MPC852T should be provided with a low-impedance path to the board’s supply. Each

GND pin should likewise be provided with a low-impedance path to ground. The power supply pins drive

distinct groups of logic on chip. The V

DD power supply should be bypassed to ground using at least four

0.1 µF bypass capacitors located as close as possible to the four sides of the package. Each board designed

should be characterized and additional appropriate decoupling capacitors should be used if required. The

capacitor leads and associated printed-circuit traces connecting to chip VDD and GND should be kept to

less than half an inch per capacitor lead. At a minimum, a four-layer board employing two inner layers as

VDD and GND planes should be used.

All output pins on the MPC852T have fast rise and fall times. Printed-circuit (PC) trace interconnection

length should be minimized to minimize undershoot and reflections that these fast output switching times

cause. This recommendation particularly applies to the address and data buses. Maximum PC trace lengths

of six inches are recommended. Capacitance calculations should consider all device loads as well as

parasitic capacitances that the PC traces cause. Attention to proper PCB layout and bypassing becomes

especially critical in systems with higher capacitive loads, because these loads create higher transient

currents in the VDD and GND circuits. Pull up all unused inputs or signals that are inputs during reset.

Special care should be taken to minimize the noise levels on the PLL supply pins. For more information,

please refer to the MPC866 PowerQUICC™ Family Reference Manual, Section 14.4.3, “Clock

Synthesizer Power (VDDSYN, VSSSYN, VSSSYN1).”

Table 6. Mandatory Reset Configuration of MPC852T

Field

Value

(Binary)

HRCW (Hardware reset configuration word)

HRCW[DBGC]

SIUMCR (SIU module configuration register)

SIUMCR[DBGC]

MBMR (Machine B mode register)

MBMR[GPLB4DIS}

PAPAR (Port A pin assignment register)

PAPAR[4–7]

PAPAR[12–15]

PADIR (Port A data direction register)

PADIR[4–7]

PADIR[12–15]

PBPAR (Port B pin assignment register)

PBPAR[14]

PBPAR[16–23]

PBPAR[26–27]

PBDIR (Port B data direction register)

PBDIR[14]

PBDIR[16–23]

PBDIR[26–27]

PCPAR (Port C pin assignment register)

PCPAR[8–11]

PCDIR[14]

PCDIR (Port C data direction register)

PCDIR[8–11]

PCDIR[14]

MPC852T 数据表(PDF) 13 Page - Freescale Semiconductor, Inc

MPC852T 数据表(HTML) 13 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

数据表下载