RIVA128 datasheet(21/77 Pages) STMICROELECTRONICS

部件名	RIVA128

功能描述	RIVA 128™ 128-BIT 3D MULTIMEDIA ACCELERATOR

PDF	77 Pages

Scroll/Zoom	100%

制造商	STMICROELECTRONICS [STMicroelectronics]

网页	http://www.st.com

标志

21 / 77 page

128-BIT 3D MULTIMEDIA ACCELERATOR

RIVA 128

21/77

PCI 2.1 LOCAL BUS INTERFACE

5.1

RIVA 128 PCI INTERFACE

The RIVA 128 supports a glueless interface to PCI 2.1 with both master and slave capabilities. The host

interface is fully compliant with the 32-bit PCI 2.1 specification.

The Multimedia Accelerator supports PCI bus operation up to 33MHz with zero-wait state capability and

full bus mastering capability handling burst reads and burst writes.

Figure 10.

PCI interface pin connections

Table 3.

PCI bus commands supported by the RIVA 128

Bus master

Bus slave

Memory read and write

Memory read line

I/O read and write

Memory read multiple

Configuration read and write

Memory read line

Memory read multiple

Memory write invalidate

PCICBE[3:0]#

PCIAD[31:0]

PCIFRAME#

PCIDEVSEL#

PCIIRDY#

PCITRDY#

PCISTOP#

PCIIDSEL

PCIREQ#

PCIGNT#

PCICLK

PCIRST#

PCIPAR

PCIINTA#

RIVA 128

RIVA128 数据表(PDF) 21 Page - STMicroelectronics

RIVA128 数据表(HTML) 21 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77

数据表下载