TDA7719 datasheet(28/45 Pages) STMICROELECTRONICS

28 / 45 page

I2C Bus specification

TDA7719

28/45

I2C Bus specification

5.1

Interface protocol

The interface protocol comprises:

●

a start condition (S)

●

a chip address byte (the LSB determines read/write transmission)

●

a subaddress byte

●

a sequence of data (N-bytes + acknowledge)

●

a stop condition (P)

●

the max. clock speed is 500kbits/s

●

3.3V logic compatible

5.1.1

Receive mode

S = Start

R/W =

"0" -> Receive Mode (Chip can be programmed by µP)

"1" -> Transmission Mode (Data could be received by µP)

ACK = Acknowledge

P = Stop

TS = Testing mode

AI = Auto increment

5.1.2

Transmission mode

SM = Soft mute activated for main channel

BZ = Softstep Busy (‘0’ = Busy)

X = Not Used

The transmitted data is automatic updated after each ACK. Transmission can be repeated

without new chip address.

5.1.3

Reset condition

A Power-On-Reset is invoked if the supply voltage is below than 3.5V. After that the registers

are initialized to the default data written in following tables.

1 0

0010

R/W

ACK

DATA

ACK

R/W

ACK

TDA7719 数据表(PDF) 28 Page - STMicroelectronics

TDA7719 数据表(HTML) 28 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45

数据表下载