数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

DM9010E 数据表(PDF) 39 Page - List of Unclassifed Manufacturers

部件名 DM9010E
功能描述  Single Chip Ethernet Controller with General Processor Interface
PDF  61 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ETC2 [List of Unclassifed Manufacturers]
网页  
标志 ETC2 - List of Unclassifed Manufacturers

DM9010E 数据表(HTML) 39 Page - List of Unclassifed Manufacturers

Back Button DM9010E Datasheet HTML 35Page - List of Unclassifed Manufacturers DM9010E Datasheet HTML 36Page - List of Unclassifed Manufacturers DM9010E Datasheet HTML 37Page - List of Unclassifed Manufacturers DM9010E Datasheet HTML 38Page - List of Unclassifed Manufacturers DM9010E Datasheet HTML 39Page - List of Unclassifed Manufacturers DM9010E Datasheet HTML 40Page - List of Unclassifed Manufacturers DM9010E Datasheet HTML 41Page - List of Unclassifed Manufacturers DM9010E Datasheet HTML 42Page - List of Unclassifed Manufacturers DM9010E Datasheet HTML 43Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 61 page
background image
DM9010
Single Chip Ethernet Controller with General Processor Interface
Preliminary
39
Version: DM9010-DS-P03
Apr. 28, 2005
After auto-negotiation is completed, results will be written to this
bit. If this bit is 1, it means the operation 1 mode is a 100M half
duplex mode. The software can read bit [15:12] to see which mode
is selected after auto-negotiation. This bit is invalid when it is not in
the auto-negotiation mode
17.13
10FDX
1, RO
10M Full Duplex Operation Mode
After auto-negotiation is completed, results will be written to this
bit. If this bit is 1, it means the operation 1 mode is a 10M Full
Duplex mode. The software can read bit [15:12] to see which mode
is selected after auto-negotiation. This bit is invalid when it is not in
the auto-negotiation mode
17.12
10HDX
1, RO
10M Half Duplex Operation Mode
After auto-negotiation is completed, results will be written to this
bit. If this bit is 1, it means the operation 1 mode is a 10M half
duplex mode. The software can read bit [15:12] to see which mode
is selected after auto-negotiation. This bit is invalid when it is not in
the auto-negotiation mode
17.11-17
.9
Reserved
0, RO
Reserved
Read as 0, ignore on write
17.8-17.
4
PHYADR
[4:0]
1, RW
PHY Address Bit 4:0
The first PHY address bit transmitted or received is the MSB of the
address (bit 4). A station management entity connected to multiple
PHY entities must know the appropriate address of each PHY
17.3-17.
0
ANMB[3:
0]
0, RO
Auto-negotiation Monitor Bits
These bits are for debug only. The auto-negotiation status will be
written to these bits.
B3 b2 b1 B0
0
0
0
0
In IDLE state
0
0
0
1
Ability match
0
0
1
0
Acknowledge match
0
0
1
1
Acknowledge match fail
0
1
0
0
Consistency match
0
1
0
1
Consistency match fail
0
1
1
0
Parallel detects signal_link_ready
0
1
1
1
Parallel detects signal_link_ready fail
8.10 10BASE-T Configuration/Status (10BTCSR) - 18
Bit
Bit Name
Default
Description
18.15
Reserved
0, RO
Reserved
Read as 0, ignore on write



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com