ISO7221A datasheet(5/26 Pages) TI

5 / 26 page

ELECTRICAL CHARACTERISTICS: VCC1 at 5 V, VCC2 at 3.3 V

(1) OPERATION

ISO7220A, ISO7220B, ISO7220C, ISO7220M

ISO7221A, ISO7221B, ISO7221C, ISO7221M

www.ti.com ................................................................................................................................................................ SLLS755H – JULY 2006 – REVISED MAY 2008

SWITCHING CHARACTERISTICS: VCC1 and VCC2 at 5-V OPERATION (continued)

over recommended operating conditions (unless otherwise noted)

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNIT

ISO722xA

tsk(o)

Channel-to-channel output skew (3)

ISO722xB

0.6

ISO722xC/M

0.2

Output signal rise time

See Figure 1

Output signal fall time

tfs

Failsafe output delay time from input power loss

See Figure 2

µs

150 Mbps PRBS NRZ data, 5-bit max

same polarity input, both channels, See

Figure 4, Figure 17

tjit(pp)

Peak-to-peak eye-pattern jitter

ISO722xM

150 Mbps unrestricted bit run length

data input, both channels, See Figure 4

(3)

tsk(o) is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the

same direction while driving identical specified loads.

over recommended operating conditions (unless otherwise noted)

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNIT

SUPPLY CURRENT

ISO7220x

Quiescent

VI = VCC or 0 V, no load

ISO7221x

8.5

ISO7220A, ISO7220B

ICC1

1 Mbps

VI = VCC or 0 V, no load

ISO7221A, ISO7221B

ISO7220C, ISO7220M

25 Mbps

VI = VCC or 0 V, no load

ISO7221C, ISO7221M

ISO7220x

Quiescent

VI = VCC or 0 V, no load

ISO7221x

4.3

9.5

ISO7220A, ISO7220B

ICC2

1 Mbps

VI = VCC or 0 V, no load

ISO7221A, ISO7221B

ISO7220C, ISO7220M

25 Mbps

VI = VCC or 0 V, no load

ISO7221C, ISO7221M

ISO7220x

IOH = –4 mA, See Figure 1

VCC – 0.4

VOH

High-level output voltage

ISO7221x (5-V side)

VCC – 0.8

IOH = –20 µA, See Figure 1

VCC – 0.1

IOL = 4 mA, See Figure 1

0.4

VOL

Low-level output voltage

IOL = 20 µA, See Figure 1

0.1

VI(HYS)

Input voltage hysteresis

150

IIH

High-level input current

IN from 0 V to VCC

µA

IIL

Low-level input current

–10

Input capacitance to ground

IN at VCC, VI = 0.4 sin (4E6πt)

CMTI

Common-mode transient immunity

VI = VCC or 0 V, See Figure 3

kV/

µs

(1)

For the 5-V operation, VCC1 or VCC2 is specified from 4.5 V to 5.5 V.

For the 3-V operation, VCC1 or VCC2 is specified from 3 V to 3.6 V.

Submit Documentation Feedback

Product Folder Link(s): ISO7220A ISO7220B ISO7220C ISO7220M ISO7221A ISO7221B ISO7221C ISO7221M

ISO7221A 数据表(PDF) 5 Page - Texas Instruments

ISO7221A 数据表(HTML) 5 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26

数据表下载

链接网址

ISO7221A 数据表(PDF) 5 Page - Texas Instruments

ISO7221A 数据表(HTML) 5 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26

数据表 下载

链接网址

数据表下载