数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST21S07A 数据表(PDF) 4 Page - STMicroelectronics

部件名 ST21S07A
功能描述  SCSI TERMINATOR
PDF  10 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST21S07A 数据表(HTML) 4 Page - STMicroelectronics

  ST21S07A Datasheet HTML 1Page - STMicroelectronics ST21S07A Datasheet HTML 2Page - STMicroelectronics ST21S07A Datasheet HTML 3Page - STMicroelectronics ST21S07A Datasheet HTML 4Page - STMicroelectronics ST21S07A Datasheet HTML 5Page - STMicroelectronics ST21S07A Datasheet HTML 6Page - STMicroelectronics ST21S07A Datasheet HTML 7Page - STMicroelectronics ST21S07A Datasheet HTML 8Page - STMicroelectronics ST21S07A Datasheet HTML 9Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 10 page
background image
ST21S07A
4/10
FUNCTIONAL DESCRIPTION
The ST21S07A consists of a bandgap reference,
buffer amplifier, and nine termination resistors
Figure 1). The bandgap reference circuit produces
a precise 1.25V level which is fed to a buffer
amplifier. The buffer produce a 2.85V level and is
capable of sourcing at least 24mA into each of the
termination resistors when the signal line is low
(active). When the driver for a given signal line
turns off, the terminator will pull the signal line to
2.85V (quiescent state). To
handle actively
negated SCSI signals, the buffer can sink 200mA.
When all lines settle in the quiescent state, the
regulator will consume about 1.5mA. When the
ST21S07A is put into power-down mode by
bringing PD low, the power-down circuitry will turn
off the transistors on each signal line. This will
isolated the ST21S07A from the signal lines and
effectively
remove
it
from
the
circuit.
The
power-down pin (PD) has an internal pull-up
resistor.To place the ST21S07A into an active
state, the PD pin should be left open circuited.
To ensure proper operation, both the TERMPWR1
and TERMPWR2 pins must be connected to the
SCSI bus TREMPWR line and both the VREF1
and VREF2 pins must be tied together externally.
Each ST21S07A requires a 4.7
µF capacitor
connected between the VREF pins and ground.
Figure 2 details a typical SCSI bus configuration.
In an 8-bit wide SCSI bus arrangement ("A"
Cable), two ST21S07A’s would be needed at each
end of the SCSI cable in order to terminate the 18
active
signal
lines.
In
a
16-bit
SCSI
bus
arrangement ("P" Cable), three ST21S07A’s
would be need at each end of the SCSI cable in
order to terminate the 27 active signal lines.
Figure 1 : Block Diagram



Html Pages

1 2 3 4 5 6 7 8 9 10


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com