数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST5080 数据表(PDF) 19 Page - STMicroelectronics

部件名 ST5080
功能描述  PIAFE PROGRAMMABLE ISDN AUDIO FRONT END
PDF  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST5080 数据表(HTML) 19 Page - STMicroelectronics

Back Button ST5080 Datasheet HTML 15Page - STMicroelectronics ST5080 Datasheet HTML 16Page - STMicroelectronics ST5080 Datasheet HTML 17Page - STMicroelectronics ST5080 Datasheet HTML 18Page - STMicroelectronics ST5080 Datasheet HTML 19Page - STMicroelectronics ST5080 Datasheet HTML 20Page - STMicroelectronics ST5080 Datasheet HTML 21Page - STMicroelectronics ST5080 Datasheet HTML 22Page - STMicroelectronics ST5080 Datasheet HTML 23Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 32 page
background image
Microwire access to B channel on receive
path
Bit MR (4) selects access from MICROWIRE
Register CR2 to Receive path. When bit MR is
set high, data written to register CR2 is decoded
each frame, sent to the receive path and data in-
put at DR is ignored.
In the other direction, current PCM data input re-
ceived at DR can be read from register CR2 each
frame.
Microwire access to B channel on transmit
path
Bit MX (3) selects access from MICROWIRE write
only Register CR3 to DX output. When bit MX is
set high, data written to CR3 is output at DX every
frame and the output of PCM encoder is ignored.
B channel selection
Bit ’EN’ (2) enables or disables voice data trans-
fer on DX and DR pins. When disabled, PCM data
from DR is not decoded and PCM time-slots are
high impedance on DX.
In GCI mode, bits ’T1’ (1) and ’T0’ (0) select one
of the four channels of the GCI interface.
In COMBO I/II mode, only B1 or B2 channel can
be selected according to the interface format se-
lected. Bit ’T1’ is ignored.
CONTROL REGISTER CR2
Data sent to receive path or data received from
DR input. Refer to bit MR(4) in ”Control Register
CR1” paragraph.
CONTROL REGISTER CR3
DX data transmitted. Refer to bit MX(3) in ”Control
Rgister CR1” paragraph.
CONTROL REGISTER CR4
First byte of a READ or a WRITE instruction to
Control Register CR4 is as shown in TABLE 1.
Second byte is as shown in TABLE 6.
Transmit Input Selection
MIC1 or MIC2 source is selected with bit VS (7).
Transmit input selected can be enabled or muted
with bit TE (6).
Transmit gain can be adjusted within a 15 dB
range in 1 dB step with Register CR5.
Sidetone select
Bit ”SI” (5) enables or disables Sidetone circuitry.
When enabled, sidetone gain can be adjusted
with Register (CR5). When Transmit path is dis-
abled, bit TE set low, sidetone circuit is also dis-
abled.
External Auxiliary signal select
Bit ”EE” (4) set to one connects EAIN input to the
loudspeaker amplifier input.
Ring/Tone signal routing
Bits ”RTL” (3) and RTE (2) provide select capabil-
ity to connect on-chip Ring/Tone generator either
to loudspeaker amplifier input or to earpiece am-
plifier input or both.
PCM receive data routing
Bits ”SL” (1) and ”SE” (0) provide select capability
to connect received speech signal either to Loud-
speaker amplifier input or to earpiece amplifier in-
put or both.
CONTROL REGISTER CR5
First byte of a READ or a WRITE instuction to
Control Register CR5 is as shown in TABLE 1.
Second byte is as shown in TABLE 7.
Transmit gain selection
Transmit amplifier can be programmed for a gain
from 0dB to 15dB in 1dB step with bits 4 to 7.
0 dBmO level at the output of the transmit ampli-
fier (A reference point) is 0.739 Vrms (overload
voltage is 1.06 Vrms).
Sidetone attenuation selection
Transmit signal picked up after the switched ca-
pacitor low pass filter may be fed back into the
Receive Earpiece amplifier.
Atten uation of the signa l at the output of the
sidet one attenu at or can be programmed from
–12.5dB to -27 .5dB relative to reference point
A in 1 dB step with bits 0 to 3.
CONTROL REGISTER CR6
First byte of a READ or a WRITE instruction to
Control Register CR6 is as shown in TABLE 1.
Second byte is as shown in TABLE 8.
Earpiece amplifier gain selection:
Earpiece Receive gain can be programmed in 1
dB step from 0 dB to -15 dB relative to the maxi-
mum with bits 4 to 7.
0 dBmO voltage at the output of the amplifier on
pins VFr+ and VFr- is then 824.5 mVrms when
0dB gain is selected down to 146.6 mVrms
when –15 dB gain is selected.
Loudspeaker amplifier gain selection:
Loudspeaker Receive amplifier gain can be pro-
grammed in 2 dB step from 0 dB to -30 dB rela-
tive to the maximum with bits 0 to 3.
0 dBmO voltage on the output of the amplifier on
pins LS+ and LS- on 50
Ω is then 1.384 Vrms
(3.91Vpp) when 0 dB gain is selected down to
43.7 mVrms (123.6mVpp) when -30 dB gain is se-
lected.
ST5080A
19/32



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com