数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

ST5088FN 数据表(PDF) 24 Page - STMicroelectronics

部件名 ST5088FN
功能描述  PROGRAMMABLE AUDIO FRONT END FOR DIGITAL PHONES AND ISDN TERMINALS
PDF  33 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST5088FN 数据表(HTML) 24 Page - STMicroelectronics

Back Button ST5088FN Datasheet HTML 20Page - STMicroelectronics ST5088FN Datasheet HTML 21Page - STMicroelectronics ST5088FN Datasheet HTML 22Page - STMicroelectronics ST5088FN Datasheet HTML 23Page - STMicroelectronics ST5088FN Datasheet HTML 24Page - STMicroelectronics ST5088FN Datasheet HTML 25Page - STMicroelectronics ST5088FN Datasheet HTML 26Page - STMicroelectronics ST5088FN Datasheet HTML 27Page - STMicroelectronics ST5088FN Datasheet HTML 28Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 33 page
background image
TIMING SPECIFICATIONS (unless otherwise specified, VCC = 5V + 10%, TA =–5
°Cto 70°C;
typical characteristics are specified VCC = 5V, TA =25
°C;
all signals are referenced to GND, see Note 5 for timing definitions)
MASTER CLOCK TIMING
Symbol
Parameter
Test Condition
Min.
Typ.
Max.
Unit
fMCLK
Frequency of MCLK
Selection of frequency is
programmable (see table 2)
512
1.536
2.048
2.560
kHz
MHz
MHz
MHz
tWMH
Period of MCLK high
Measured from VIH to VIH
80
ns
tWML
Period of MCLK low
Measured from VIL to VIL
80
ns
tRM
Rise Time of MCLK
Measured from VIL to VIH
30
ns
tFM
Fall Time of MCLK
Measured from VIH to VIL
30
ns
PCM INTERFACE TIMING (COMBO I / II and GCI modes)
Symbol
Parameter
Test Condition
Min.
Typ.
Max.
Unit
tHMF
Hold Time MCLK low to FS low
10
ns
tSFM
Setup Time, FS high to MCLK
low
30
ns
tDMD
Delay Time, MCLK high to data
valid
Load = 100 pF
100
ns
tDMZ
Delay Time, MCLK low to DX
disabled
15
100
ns
tDFD
Delay Time, FS high to data valid
Load = 100 pF ;
Applies only if FS rises later
than MCLK rising edge in Non
Delayed Mode only
100
ns
tSDM
Setup Time, DR valid to MCLK
receive edge
20
ns
tHMD
Hold Time, MCLK low to DR
invalid
20
ns
ABSOLUTE MAXIMUM RATINGS
Parameter
Value
Unit
VCC to GND
7V
Current at VMIC (VCC
≤ 5.5V)
+ 50
mA
Current at VRxO and LS
+ 100
mA
Voltage at any digital input (VCC
≤ 5.5V); limited at ±50mA
VCC + 1 to GND - 1
V
Current at any digital output
+ 50
mA
Storage temperature range
- 65 to + 150
°C
Lead Temperature (wave soldering, 10s)
+ 260
°C
ST5088
24/33



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com