| 数据搜索系统,热门电子元器件搜索 |
|
ST6208C 数据表(PDF) 24 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST6208C 数据表(HTML) 24 Page - STMicroelectronics |
|
24 / 104 page ![]() ST6208C/ST6209C/ST6210C/ST6220C 24/104 5.3 RESET 5.3.1 Introduction The MCU can be reset in three ways: s A low pulse input on the RESET pin s Internal Watchdog reset s Internal Low Voltage Detector (LVD) reset 5.3.2 RESET Sequence The basic RESET sequence consists of 3 main phases: s Internal (watchdog or LVD) or external Reset event s A delay of 2048 clock (fINT) cycles s RESET vector fetch The reset delay allows the oscillator to stabilise and ensures that recovery has taken place from the Reset state. The RESET vector fetch phase duration is 2 clock cycles. When a reset occurs: – The stack is cleared – The PC is loaded with the address of the Reset vector. It is located in program ROM starting at address 0FFEh. A jump to the beginning of the user program must be coded at this address. – The interrupt flag is automatically set, so that the CPU is in Non Maskable Interrupt mode. This prevents the initialization routine from being in- terrupted. The initialization routine should there- fore be terminated by a RETI instruction, in order to go back to normal mode. Figure 13. RESET Sequence VDD RESET PIN WATCHDOG VIT+ VIT- WATCHDOG UNDERFLOW RESET 2048 CLOCK CYCLE (fINT) DELAY LVD RESET INTERNAL RUN RESET RUN RUN RUN RESET RESET RESET 1 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |