ST6215CB3 datasheet(37/70 Pages) STMICROELECTRONICS

37 / 70 page

37/70

ST62T15C/T25C/E25C

4.2 TIMER

The MCU features an on-chip Timer peripheral,

consisting of an 8-bit counter with a 7-bit program-

mable prescaler, giving a maximum count of 215.

The peripheral may be configured in three different

operating modes.

Figure 24 shows the Timer Block Diagram. The

external TIMER pin is available to the user. The

content of the 8-bit counter can be read/written in

the Timer/Counter register, TCR, while the state of

the 7-bit prescaler can be read in the PSC register.

The control logic device is managed in the TSCR

The 8-bit counter is decremented by the output

(rising edge) coming from the 7-bit prescaler and

can be loaded and read under program control.

When it decrements to zero then the TMZ (Timer

Zero) bit in the TSCR is set to “1”. If the ETI (Ena-

ble Timer Interrupt) bit in the TSCR is also set to

“1”, an interrupt request is generated as described

in the Interrupt Chapter. The Timer interrupt can

be used to exit the MCU from WAIT mode.

The prescaler input can be the internal frequency

fINT divided by 12 or an external clock applied to

the TIMER pin. The prescaler decrements on the

rising edge. Depending on the division factor pro-

grammed by PS2, PS1 and PS0 bits in the TSCR.

The clock input of the timer/counter register is mul-

tiplexed to different sources. For division factor 1,

the clock input of the prescaler is also that of timer/

counter; for factor 2, bit 0 of the prescaler register

is connected to the clock input of TCR. This bit

changes its state at half the frequency of the pres-

caler input clock. For factor 4, bit 1 of the PSC is

connected to the clock input of TCR, and so forth.

The prescaler initialize bit, PSI, in the TSCR regis-

ter must be set to “1” to allow the prescaler (and

hence the counter) to start. If it is cleared to “0”, all

the prescaler bits are set to “1” and the counter is

inhibited from counting. The prescaler can be

loaded with any value between 0 and 7Fh, if bit

PSI is set to “1”. The prescaler tap is selected by

means of the PS2/PS1/PS0 bits in the control reg-

ister.

Figure 25 illustrates the Timer’s working principle.

Figure 24. Timer Block Diagram

DATABUS 8

8-BIT

COUNTER

PSC

STATUS/CONTROL

b 2

TMZ

ETI

TOUT

DOUT

PSI

PS2

PS1

PS0

SELECT

1OF 7

LATCH

SYNCHRONIZATION

LOGIC

TIMER

INTERRUPT

LINE

VA00009

:1 2

fOSC

ST6215CB3 数据表(PDF) 37 Page - STMicroelectronics

ST6215CB3 数据表(HTML) 37 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70

数据表下载