ST6365 datasheet(21/84 Pages) STMICROELECTRONICS

21 / 84 page

21/84

ST6365, ST6375, ST6385 ST6367, ST6377, ST6387

3.3 HARDWARE ACTIVATED DIGITAL WATCHDOG FUNCTION

The hardware activated digital watchdog function

consists of a down counter that is automatically in-

itialized after reset so that this function does not

need to be activated by the user program. As the

watchdog function is always activated this down

counter can not be used as a timer. The watchdog

is using one data space register (HWDR location

D8h). The watchdog register is set to FEh on reset

and immediately starts to count down, requiring no

software start. Similarly the hardware activated

watchdog can not be stopped or delayed by soft-

ware.

The watchdog time can be programmed using the

6 MSBs in the watchdog register, this gives the

possibility to generate a reset in a time between

3072 to 196608 oscillator cycles in 64 possible

steps. (With a clock frequency of 8MHz this means

from 384ms to 24.576ms). The reset is prevented

if the register is reloaded with the desired value

before bits 2-7 decrement from all zeros to all

ones.

The presence of the hardware watchdog deacti-

vates the STOP instruction and a WAIT instruction

is automatically executed instead of a STOP. Bit 1

of the watchdog register (set to one at reset) can

be used to generate a software reset if cleared to

zero). Figure 17 shows the watchdog block dia-

gram while Figure 18 shows its working principle.

Figure 17. Hardware Activated Watchdog Block Diagram

RSFF

DATA BUS

VA00010

-2

-12

OSCILLATOR

RESET

WRITE

RESET

DB0

DB1.7

SET

LOAD

-2

SET

CLOCK

ST6365 数据表(PDF) 21 Page - STMicroelectronics

ST6365 数据表(HTML) 21 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84

数据表下载