数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST72260G 数据表(PDF) 45 Page - STMicroelectronics

部件名 ST72260G
功能描述  8-BIT MCU WITH FLASH OR ROM MEMORY, ADC, TWO 16-BIT TIMERS, I2C, SPI, SCI INTERFACES
PDF  171 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST72260G 数据表(HTML) 45 Page - STMicroelectronics

Back Button ST72260G Datasheet HTML 41Page - STMicroelectronics ST72260G Datasheet HTML 42Page - STMicroelectronics ST72260G Datasheet HTML 43Page - STMicroelectronics ST72260G Datasheet HTML 44Page - STMicroelectronics ST72260G Datasheet HTML 45Page - STMicroelectronics ST72260G Datasheet HTML 46Page - STMicroelectronics ST72260G Datasheet HTML 47Page - STMicroelectronics ST72260G Datasheet HTML 48Page - STMicroelectronics ST72260G Datasheet HTML 49Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 45 / 171 page
background image
ST72260G, ST72262G, ST72264G
45/171
10 MISCELLANEOUS REGISTERS
The miscellaneous registers allow control over
several different features such as the external in-
terrupts or the I/O alternate functions.
10.1 I/O PORT INTERRUPT SENSITIVITY
The external interrupt sensitivity is controlled by
the ISxx bits of the Miscellaneous register and the
OPTION BYTE. This control allows you to have
two fully independent external interrupt source
sensitivities with configurable sources (using the
EXTIT option bit) as shown in Figure 30 and Fig-
ure 31.
Each external interrupt source can be generated
on four different events on the pin:
s
Falling edge
s
Rising edge
s
Falling and rising edge
s
Falling edge and low level
To guarantee correct functionality, the sensitivity
bits in the MISCR1 register must be modified only
when the I[1:0] bits in the CC register are set to 1
(interrupt masked). See Section 9.8 "I/O PORT
REGISTER DESCRIPTION" on page 43 and Sec-
tion 10.3 "MISCELLANEOUS REGISTER DE-
SCRIPTION" on page 46 for more details on the
programming.
10.2 I/O PORT ALTERNATE FUNCTIONS
The MISCR registers manage four I/O port miscel-
laneous alternate functions:
s
Main clock signal (fCPU) output on PC2
s
SPI pin configuration:
–SS pin internal control to use the PB7 I/O port
function while the SPI is active.
– Master output capability on the MOSI pin
(PB4) deactivated while the SPI is active.
– Slave output capability on the MISO pin (PB5)
deactivated while the SPI is active.
These functions are described in detail in the Sec-
tion 10.3 "MISCELLANEOUS REGISTER DE-
SCRIPTION" on page 46.
Figure 30. Ext. Interrupt Sensitivity (EXTIT=0)
Figure 31. Ext. Interrupt Sensitivity (EXTIT=1)
ei0
INTERRUPT
SOURCE
IS00
IS01
MISCR1
SENSITIVITY
CONTROL
PA7
PA0
PC5
PC0
PB7
PB0
IS10
IS11
MISCR1
SENSITIVITY
CONTROL
ei1
INTERRUPT
SOURCE
PA7
PA0
IS00
IS01
MISCR1
SENSITIVITY
CONTROL
ei0
INTERRUPT
SOURCE
ei1
INTERRUPT
SOURCE
IS10
IS11
MISCR1
SENSITIVITY
CONTROL
PB7
PB0
PC5
PC0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com