ST72321 datasheet(142/185 Pages) STMICROELECTRONICS

142 / 185 page

ST72321

142/185

SUPPLY CURRENT CHARACTERISTICS (Cont’d)

12.4.2 WAIT and SLOW WAIT Modes (Flash devices)

Figure 73. Typical IDD in WAIT vs. fCPU

Figure 74. Typical IDD in SLOW-WAIT vs. fCPU

Notes:

1. Data based on characterization results, tested in production at VDD max. and fCPU max.

2. Measurements are done in the following conditions:

- Progam executed from RAM, CPU running with RAM access. The increase in consumption when executing from Flash

is 50%.

- All I/O pins in input mode with a static value at VDD or VSS (no load)

- All peripherals in reset state.

- CSS and LVD disabled.

- Clock input (OSC1) driven by external square wave.

- In SLOW and SLOW WAIT mode, fCPU is based on fOSC divided by 32.

To obtain the total current consumption of the device, add the clock source (Section 12.5.3 and Section 12.5.4) and the

peripheral power consumption (Section 12.4.7).

Symbol

Parameter

Conditions

Typ

Max 1)

Unit

IDD

Supply current in WAIT mode 2)

(see Figure 73)

fOSC=2MHz, fCPU=1MHz

fOSC=4MHz, fCPU=2MHz

fOSC=8MHz, fCPU=4MHz

fOSC=16MHz, fCPU=8MHz

1.0

1.5

2.5

4.5

3.0

4.0

5.0

7.0

Supply current in SLOW WAIT mode 2)

(see Figure 74)

fOSC=2MHz, fCPU=62.5kHz

fOSC=4MHz, fCPU=125kHz

fOSC=8MHz, fCPU=250kHz

fOSC=16MHz, fCPU=500kHz

0.58

0.65

0.77

1.05

1.2

1.3

1.8

2.0

3.2

3.6

4.4

4.8

5.2

5.5

Vdd (V)

8MHz

4MHz

2MHz

1MHz

0.00

0.20

0.40

0.60

0.80

1.00

1.20

3.2

3.6

4.4

4.8

5.2

5.5

Vdd (V)

500kHz

250kHz

125kHz

62.5kHz

ST72321 数据表(PDF) 142 Page - STMicroelectronics

ST72321 数据表(HTML) 142 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载