| 数据搜索系统,热门电子元器件搜索 |
|
ST7LITE09 数据表(PDF) 63 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST7LITE09 数据表(HTML) 63 Page - STMicroelectronics |
|
63 / 122 page ![]() ST7LITE0, ST7SUPERLITE 63/122 SERIAL PERIPHERAL INTERFACE (Cont’d) 11.3.5.4 Single Master Systems A typical single master system may be configured, using an MCU as the master and four MCUs as slaves (see Figure 42). The master device selects the individual slave de- vices by using four pins of a parallel port to control the four SS pins of the slave devices. The SS pins are pulled high during reset since the master device ports will be forced to be inputs at that time, thus disabling the slave devices. Note: To prevent a bus conflict on the MISO line the master allows only one active slave device during a transmission. For more security, the slave device may respond to the master with the received data byte. Then the master will receive the previous byte back from the slave device if all MISO and MOSI pins are con- nected and the slave has not written to its SPIDR register. Other transmission security methods can use ports for handshake lines or data bytes with com- mand fields. Figure 42. Single Master / Multiple Slave Configuration MISO MOSI MOSI MOSI MOSI MOSI MISO MISO MISO MISO SS SS SS SS SS SCK SCK SCK SCK SCK 5V Slave MCU Slave MCU Slave MCU Slave MCU Master MCU 1 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |