V54C365804VC datasheet(21/54 Pages) MOSEL

部件名	V54C365804VC

功能描述	HIGH PERFORMANCE 143/133/125 MHz 3.3 VOLT 8M X 8 SYNCHRONOUS DRAM 4 BANKS X 2Mbit X 8

PDF	54 Pages

Scroll/Zoom	100%

制造商	MOSEL [Mosel Vitelic, Corp]

网页	http://www.moselvitelic.com

标志

21 / 54 page

V54C365804VC Rev. 0.6 September 1999

MOSEL VITELIC

V54C365804VC

6.2 Write Interrupted by a Read

(Burst Length = 4, CAS latency = 2, 3, 4)

7. Burst Write with Auto-Precharge

Burst Length = 2, CAS latency = 2, 3, 4)

COMMAND

NOP

WRITE A

READ B

NOP

tCK2, I/O’s

CAS latency = 2

DIN A0

tCK3, I/O’s

CAS latency = 3

DIN A0

tCK4, I/O’s

CAS latency = 4

DIN A0

CLK

Input data for the Write is ignored.

DOUT B3

DOUT B0

DOUT B1

DOUT B2

DOUT B3

DOUT B0

DOUT B1

DOUT B2

don’t care

DOUT B0

DOUT B1

DOUT B2

Input data must be removed from the I/O’s at least one clock

cycle before the Read dataAPpears on the outputs to avoid

data contention.

COMMAND

NOP

WRITE A

Auto-Precharge

CLK

NOP

BANK A

ACTIVE

NOP

DIN A0

DIN A1

DIN A0

DIN A1

I/O’s

CAS latency = 3

I/O’s

CAS latency = 2

I/O’s

CAS latency = 4

Begin Autoprecharge

Bank can be reactivated after trp

tWR

tRP

DIN A0

DIN A1

tWR

tRP

NOP

V54C365804VC 数据表(PDF) 21 Page - Mosel Vitelic, Corp

V54C365804VC 数据表(HTML) 21 Page - Mosel Vitelic, Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54

数据表下载

链接网址

V54C365804VC 数据表(PDF) 21 Page - Mosel Vitelic, Corp

V54C365804VC 数据表(HTML) 21 Page - Mosel Vitelic, Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54

数据表 下载

链接网址

数据表下载