7 / 12 page
NJW1321
-7 -
s
s
s
s DEFINITION OF I
2C REGISTER
♦
♦
♦
♦I2C BUS FORMAT
MSB
LSB
MSB
LSB
MSB
LSB
S
Slave Address
A
Data
A
Data
A
P
1bit
8bit
1bit
8bit
1bit
8bit
1bit 1bit
S: Starting Term
A: Acknowledge Bit
P: Ending Term
♦
♦
♦
♦SLAVE ADDRESS
R/W: Set the Write Mode or Read Mode.
ADR : Set the Slave Address by “ADR” terminal.
Slave Address
Hex
MSB
LSB
-
1
0
0
0
0
0
ADR
R/W
-
x
x
x
x R/W = 0 : Write Mode, ADR = 0/1
-
1
0
0
1
0
1
0
0
94(h)
1
0
0
1
0
1
1
0
96(h)
x
x
x
x R/W = 1 : Read Mode, ADR = 0/1
-
1
0
0
1
0
1
0
1
95(h)
1
0
0
1
0
1
1
1
97(h)
♦
♦
♦
♦CONTROL REGISTER TABLE
< Write Mode >
BIT
No.
D7
D6
D5
D4
D3
D2
D1
D0
Data1
PS1
PS2
OUT1
OUT2
Data2
AUX0
AUX1
AUX2
AUX3
< Read Mode >
BIT
No.
D7
D6
D5
D4
D3
D2
D1
D0
Data
PORT0
PORT1
PORT2
PORT3
♦
♦
♦
♦CONTROL REGISTER DEFAULT VALUE
Control register default value is all “0”.
BIT
No.
D7
D6
D5
D4
D3
D2
D1
D0
Data1
0
0
0
0
0
0
0
0
Data2
0
0
0
0
0
0
0
0
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
