数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STLC3065 数据表(PDF) 10 Page - STMicroelectronics

部件名 STLC3065
功能描述  WLL SUBSCRIBER LINE INTERFACE CIRCUIT
PDF  27 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STLC3065 数据表(HTML) 10 Page - STMicroelectronics

Back Button STLC3065 Datasheet HTML 6Page - STMicroelectronics STLC3065 Datasheet HTML 7Page - STMicroelectronics STLC3065 Datasheet HTML 8Page - STMicroelectronics STLC3065 Datasheet HTML 9Page - STMicroelectronics STLC3065 Datasheet HTML 10Page - STMicroelectronics STLC3065 Datasheet HTML 11Page - STMicroelectronics STLC3065 Datasheet HTML 12Page - STMicroelectronics STLC3065 Datasheet HTML 13Page - STMicroelectronics STLC3065 Datasheet HTML 14Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 27 page
background image
As already mentioned the metering pulse echo
cancellation is obtained by means of two external
components (RTTX and CTTX) that should match
the line impedance at the TTX frequency. This
simple network has a double effect:
Synthesise a low output impedance at the
TIP/RING pins at the TTX frequency.
Cut the eventual TTX echo that will be trans-
ferred from the line to the TX output.
Ringing
D0
D1
D2
P1
P2
DET
DET1
DET2
1
0
0/1
@fr
1
1
RTrip
line 1+2
disable
disable
1
0
0/1
@fr
0
1
RTrip
line 2
disable
disable
1
0
0/1
@fr
1
0
RTrip
line 1
disable
disable
When this mode is selected STLC3065 self gen-
erate an higher negative battery (-70V typ.) in or-
der to allow a balanced ringing signal of typically
62Vpeak.
The SLIC core is set in ring mode via the control
inputs D0 and D1 set respectively to 0 and 1.
In this condition both the DC and AC feedback
loop are disabled and the SLIC core line drivers
operate as voltage buffers.
The ring waveform is obtained toggling the D2 con-
trol bit at the desired ring frequency. This bit in fact
controls the line polarity (0=direct; 1=reverse).
As in the ACTIVE mode the line voltage transition
is performed with a ramp transition, obtaining in
this way a trapezoidal balanced ring waveform
(see fig.6).
The shaping is defined by the CREV external
capacitor.
Selecting the proper capacitor value it is possible
to get different crest fattor values. The following
table shows the crest factor values obtained with
a 20Hz and 25Hz ring frequency and with 1REN.
This value are valid either with European or USA
specification:
CREV
CREST
FACTOR
@20Hz
CREST
FACTOR
@25Hz
22nF
1.2
1.26
27nF
1.25
1.32
33nF
1.33
Not significant (*)
(*)Distorsion already less than 10%.
CTTX1
CTTX2
CS
RLV
RLV
SQTTX
BURST
D0
CKTTX
SHAPING
GENERATOR
Square wave pulse metering
Sinusoidal wave
pulse metering
RTTX
FTTX
Low Pass Filter
-
+
OP1
CFL
R1
R2
C2
C1
Required external components vs. filter order.
Figure 5. Metering pulse generation circuit.
Order CFL
R1
C!
R2
C2
THD
1
X
13%
2
X
XXX
6%
3
X
X
XXX
3%
GND
TIP
RING
dV/dT set
by CREV
2.5V typ.
65V
typ.
VBAT
2.5V typ.
Figure 6. TIP/RING typical ringing waveform
STLC3065
10/27



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com