1/14

December 2004

s

HIGH SPEED:

s

LOW POWER DISSIPATION:

s

COMPATIBLE WITH TTL OUTPUTS:

s

POWER DOWN PROTECTION ON INPUTS

& OUTPUTS

s

SYMMETRICAL OUTPUT IMPEDANCE:

s

BALANCED PROPAGATION DELAYS:

s

OPERATING VOLTAGE RANGE:

s

PIN AND FUNCTION COMPATIBLE WITH

74 SERIES 74

s

IMPROVED LATCH-UP IMMUNITY

DESCRIPTION

The 74VHCT74A is an advanced high-speed

CMOS DUAL D-TYPE FLIP FLOP WITH PRESET

AND CLEAR fabricated with sub-micron silicon

technology.

A signal on the D INPUT is transferred to the Q

OUTPUT during the positive going transition of the

clock pulse.

CLR and PR are independent of the clock and

accomplished by a low setting on the appropriate

input.

Power down protection is provided on all inputs

and outputs and 0 to 7V can be accepted on

inputs with no regard to the supply voltage. This

device can be used to interface 5V to 3V since all

inputs are equipped with TTL threshold.

All

inputs

and

outputs

are

equipped

with

protection circuits against static discharge, giving

them 2KV ESD immunity and transient excess

voltage.

74VHCT74A

DUAL D-TYPE FLIP FLOP WITH PRESET AND CLEAR

Figure 1: Pin Connection And IEC Logic Symbols

Table 1: Order Codes

PACKAGE

T & R

SOP

74VHCT74AMTR

TSSOP

74VHCT74ATTR

TSSOP

SOP

Rev. 3