| 数据搜索系统,热门电子元器件搜索 |
|
ESDA17SC6 数据表(PDF) 6 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ESDA17SC6 数据表(HTML) 6 Page - STMicroelectronics |
|
6 / 11 page ![]() Technical information ESDAxxSCx 6/11 3 Technical information 3.1 ESD protection The ESDA19SC6 is particularly optimized to perform ESD protection. ESD protection is achieved by clamping the unwanted overvoltage. The clamping voltage is given by the following formula : VCL = VBR + Rd . IPP As shown in Figure 11., the ESD strikes are clamped by the transient voltage suppressor. Figure 11. ESD clamping behavior (example) To have a good approximation of the remaining voltages at both VI/O side, we provide the typical dynamical resistance value Rd. By taking into account the following hypothesis : R g > Rd and Rload > Rd we have: The results of the calculation done for Vg = 8 kV, Rg = 330 Ω (IEC61000-4-2 standard), VBR = 19 V (typ.) and Rd = 0.80 Ω (typ.) give: Vouput = 38.4 V This confirms the very low remaining voltage across the device to be protected. It is also important to note that in this approximation the parasitic inductance effect was not taken into account. This could be a few tenths of volts during a few nanoseconds at the output side. ESD Surge Voutput Rload Rg Rd VBR Vg Device to be protected ESDA19SC6 V output V BR R d + V g R g ------- × = |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |