1/12

May 2004

s

HIGH SPEED:

s

LOW POWER DISSIPATION:

s

HIGH NOISE IMMUNITY:

s

SYMMETRICAL OUTPUT IMPEDANCE:

s

BALANCED PROPAGATION DELAYS:

s

WIDE OPERATING VOLTAGE RANGE:

s

PIN AND FUNCTION COMPATIBLE WITH

54 SERIES 393

s

SPACE GRADE-1: ESA SCC QUALIFIED

s

50 krad QUALIFIED, 100 krad AVAILABLE ON

REQUEST

s

NO SEL UNDER HIGH LET HEAVY IONS

IRRADIATION

s

DEVICE FULLY COMPLIANT WITH

SCC-9204-074

DESCRIPTION

The M54HC393 is an high speed CMOS DUAL

BINARY COUNTER fabricated with silicon gate

This counter circuit contains independent ripple

carry counters and two 4-bit ripple carry binary

counters, which can be cascaded to create a

single divide by 256 counter.

Each 4-bit counter is increases during the high to

low transition (negative edge) of the clock input,

and each has an independent clear input. When

CLEAR is set to low, all four bits of each counter

are set to a low level. This enables count

truncation and allows the implementation of divide

by N counter configurations.

All inputs are equipped with protection circuits

against static discharge and transient excess

voltage.

M54HC393

RAD-HARD DUAL BINARY COUNTER

PIN CONNECTION

ORDER CODES

PACKAGE

FM

EM

DILC

M54HC14D

M54HC14D1

FPC

M54HC14K

M54HC14K1

DILC-14

FPC-14

Rev. 1