| 数据搜索系统,热门电子元器件搜索 |
|
M48Z2M1V 数据表(PDF) 5 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
M48Z2M1V 数据表(HTML) 5 Page - STMicroelectronics |
|
5 / 17 page ![]() 5/17 M48Z2M1Y, M48Z2M1V Figure 4. Block Diagram OPERATION MODES The M48Z2M1Y/V has its own Power-fail Detect Circuit. The control circuitry constantly monitors the single 5V supply for an out of tolerance condi- tion. When VCC is out of tolerance, the circuit write protects the SRAM, providing a high degree of data security in the midst of unpredictable system operations brought on by low VCC. As VCC falls be- low approximately 3V, the control circuitry con- nects the batteries which sustain data until valid power returns. Table 2. Operating Modes Note: X = VIH or VIL; VSO = Battery Back-up Switchover Voltage. 1. See Table 10., page 13 for details. AI02050 INTERNAL BATTERIES E VCC VSS VOLTAGE SENSE AND SWITCHING CIRCUITRY 2048K x 8 SRAM ARRAY A0-A20 DQ0-DQ7 W G POWER E Mode VCC E G W DQ0-DQ7 Power Deselect 3.0 to 3.6V or 4.5 to 5.5V VIH X X High Z Standby WRITE VIL X VIL DIN Active READ VIL VIL VIH DOUT Active READ VIL VIH VIH High Z Active Deselect VSO to VPFD (min) (1) X X X High Z CMOS Standby Deselect ≤ VSO(1) X X X High Z Battery Back-up Mode |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |