| 数据搜索系统,热门电子元器件搜索 |
|
STA680 数据表(PDF) 36 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STA680 数据表(HTML) 36 Page - STMicroelectronics |
|
36 / 43 page ![]() Digital I/O and memory interfaces STA680 36/43 Table 19. SDRAM interface timing values Symbol Parameter Condition Min. Max. Unit Tck SCL clock period 6.06 - ns Tch CLK high level width 2.5 - ns Tcl CLK low level width 2.5 - ns Tdh Data hold time 2 - ns Tds Data setup time 2 - ns Tac Access time from clock (posedge) -5.4 ns Toh Data out hold time 1.8 - ns Tt Transition time - 1.2 ns |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |