数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STE2002 数据表(PDF) 21 Page - STMicroelectronics

部件名 STE2002
功能描述  81 x 128 single-chip LCD controller/driver
PDF  61 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STE2002 数据表(HTML) 21 Page - STMicroelectronics

Back Button STE2002_06 Datasheet HTML 17Page - STMicroelectronics STE2002_06 Datasheet HTML 18Page - STMicroelectronics STE2002_06 Datasheet HTML 19Page - STMicroelectronics STE2002_06 Datasheet HTML 20Page - STMicroelectronics STE2002_06 Datasheet HTML 21Page - STMicroelectronics STE2002_06 Datasheet HTML 22Page - STMicroelectronics STE2002_06 Datasheet HTML 23Page - STMicroelectronics STE2002_06 Datasheet HTML 24Page - STMicroelectronics STE2002_06 Datasheet HTML 25Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 61 page
background image
STE2002
Instruction set
21/61
4
Instruction set
Two different instructions formats are provided:
- With D/C set to LOW
commands are sent to the Control circuitry.
- With D/C set to HIGH
the Data RAM is addressed.
Two different instruction set are embedded: the STE2001-like instruction set and the
extended instruction set. To select the STE2001-like instruction set the EXT pad has to be
connected to a logic LOW (connect to VSS). To select the extended instruction the EXT pad
has to be connected to a logic HIGH (connect to VDD1).
The instructions have the syntax summarized in
Table 10, (basic-set) and Table 11
(extended set).
4.1
Reset (RES)
At power-on, all internal registers are configured with the default value. The RAM content is
not defined. A Reset pulse on RES pad (active low) re-initialize the internal registers content
(see
Table 10, Table 11, Table 12). Applying a reset pulse, every on-going communication
with the host controller is interrupted. After the power-on, the Software Reset instruction can
be used to re-load the reset configuration into the internal registers
The default configurations is: .
A MEMORY BLANK instruction can be executed to clear the RAM content.
4.2
Power down (PD = 1)
When at Power Down, all LCD outputs are kept at VSS (display off). Bias generator and
VLCD generator are OFF (VLCDOUT output is discharged to VSS, and then is possible to
disconnect VLCDOUT). The internal Oscillator is in off state. An external clock can be
provided. The RAM contents is not cleared.
- Horizontal addressing (V = 0)
- Normal instruction set (H[1:0] = 0)
- Normal display (MX = MY = 0)
- Display blank (E = D = 0)
- Address counter X[6: 0] = 0 and Y[4: 0] = 0
- Temperature coefficient (TC[1: 0] = 0)
- Bias system (BS[2: 0] = 0)
- Multiplexing Ratio (M[1:0]=0)
- Frame Rate (FR[1:0]=”75Hz”)
- Power Down (PD = 1)
- Dual Partial Display Disabled (PE=0)
- VOP=0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com