STI5517 datasheet(2/3 Pages) STMICROELECTRONICS

2 / 3 page

STI5517

2/3

FEATURES

■

180 MHz 32-bit ST20 CPU

– 8 Kbytes internal SRAM, 8 Kbytes of I-cache

and 8 Kbytes of D-cache

■

Integrated transport demultiplexer

– DES, DVB and ICAM descramblers

– Support for more than 48 PID slots

■

MPEG-2 MP@ML video decoder

– Fully programmable horizontal and vertical

SRCs

■

Audio features

– MPEG-1 layers I/II decoding (MP3 option)

–Dolby Digital 5.1 down-mixed to 2 channels

–DolbyPro Logic compatible

–SRS TruSurround virtual surround sound

– PCM audio input

■

Integrated audio DACs

■

Graphics/display

– 5 display planes (background, video, still,

OSD and cursor)

– 2, 4 and 8 bpp CLUT graphics

– RGB16 graphics

■

PAL/NTSC/SECAM video encoder

– RGB, CVBS, Y/C and YUV outputs with

10-bit DACs

– Encoding of CGMS, teletext, WSS, VPS,

closed caption

– Macrovision 7.01 copy protection

■

Interfaces

– D1 input

– POD and dual DVB common interface

– 5 ASCs (UARTs) with Tx and Rx FIFOs

– 6 x 8-bit banks of parallel I/O

– 2 smartcard interfaces and clock generators

– 4 PWM channels

– Multichannel IR transmitter/receiver

– Low power/RTC/watchdog controller

■

Package PBGA 35 x 35 (388)

PART NUMBERING

Table 1. Order codes

REVISION HISTORY

Table 2. Revision history

Par t Number

Description

STi5517ZUA

Development version, all options

STi5517AUA

Basic DVB

Date

Revision

Description of Changes

October-2004

First issue

STI5517 数据表(PDF) 2 Page - STMicroelectronics

STI5517 数据表(HTML) 2 Page - STMicroelectronics

Html Pages

1 2 3

数据表下载