ADA4857-1/ADA4857-2

Rev. 0 | Page 16 of 20

APPLICATIONS INFORMATION

PD PIN OPERATION

The PD pin is used to power down the chip, which reduces the

quiescent current and the overall power consumption. It is low

enabled which means that the chip is on with full power when

the PD pin input voltage is low (see Table 8). Note that PD

does not put the output in a high-Z state, which means that

the ADA4857 should not be used as a multiplexer.

Table 8. PD Operation Table Guide

PD Pin Voltage

Supply Voltage

Chip

≤+0.8 V

±5 V

Enabled

≥+3 V

±5 V

Powered down

≤−1.7 V

±2.5 V

Enabled

≥+0.5 V

±2.5 V

Powered down

≤+0.8 V

+5 V

Enabled

≥+3 V

+5 V

Powered down

No connect

All

Enabled

CAPACITIVE LOAD CONSIDERATIONS

peaking (see

). An optimum resistor value of 40 Ω is

found to maintain the peaking within 1 dB for any capacitive

load up to 40 pF.

B

Figure 45

RECOMMENDED VALUES FOR VARIOUS GAINS

Table 9 provides a useful reference for determining various

kept low to minimize their contribution to the overall noise

performance of the amplifier.

Gain

−3 dB SS BW (MHz),

Slew Rate (V/μs),

ADA4857 Voltage

Noise (nV/√Hz), RTO

Total System

Noise (nV/√Hz), RTO

+1

0

N/A

850

2350

4.4

4.49

+2

499

499

360

1680

8.8

9.89

+5

499

124

90

516

22.11

23.49

+10

499

56.2

43

213

43.47

45.31