| 数据搜索系统,热门电子元器件搜索 |
|
STPCC4HEBC 数据表(PDF) 13 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STPCC4HEBC 数据表(HTML) 13 Page - STMicroelectronics |
|
13 / 93 page ![]() PIN DESCRIPTION Release 1.5 - January 29, 2002 13/93 ISA INTERFACE ISA_CLK O BT8TRP_TC ISA Clock Output Multiplexer Select Line For IPC 1 ISA_CLK2X O BT8TRP_TC ISA Clock x2 Output Multiplexer Select Line For IPC 1 OSC14M O BD8STRP_FT ISA bus synchronisation clock 1 LA[23:17] O BD8STRUP_FT Unlatched Address 7 SA[19:0] I/O BD8STRUP_FT Latched Address 20 SD[15:0] I/O BD8STRP_FT Data Bus 16 ALE O BD4STRP_FT Address Latch Enable 1 MEMR#, MEMW# I/O BD8STRUP_FT Memory Read and Write 2 SMEMR#, SMEMW# O BD8STRP_FT System MemoryRead and Write 2 IOR#, IOW# I/O BD8STRUP_FT I/O Read and Write 2 MCS16#, IOCS16# I BD4STRUP_FT Memory and I/O ChipSelect16 2 BHE# O BD8STRUP_FT System Bus High Enable 1 ZWS# I BD4STRP_FT Zero Wait State 1 REF# O BD8STRP_FT Refresh Cycle. 1 MASTER# I BD4STRUP_FT Add On Card Owns Bus 1 AEN O BD8STRUP_FT Address Enable 1 IOCHCK# I BD4STRUP_FT I/O Channel Check. 1 IOCHRDY I/O BD8STRUP_FT I/O Channel Read 1 ISAOE# O BD4STRP_FT ISA/IDE Selection 1 GPIOCS# I/O BD4STRP_FT General Purpose Chip Select 1 IRQ_MUX[3:0] I BD4STRP_FT Time-Multiplexed Interrupt Request 4 DREQ_MUX[1:0] I BD4STRP_FT Time-Multiplexed DMA Request 2 DACK_ENC[2:0] O BD4STRP_FT Encoded DMA Acknowledge 3 TC O BD4STRP_FT ISA Terminal Count 1 RTCAS O BD4STRP_FT Real Time Clock Address Strobe 1 RMRTCCS# I/O BD4STRP_FT ROM/RTC Chip Select 1 KBCS# I/O BD4STRP_FT Keyboard Chip Select 1 RTCRW# I/O BD4STRP_FT RTC Read/Write 1 RTCDS# I/O BD4STRP_FT RTC Data Strobe 1 LOCAL BUS INTERFACE PA[23:0] O BD4STRP_FT Address Bus 24 PD[15:0] I/O BD8STRP_FT Data Bus 16 PRD1#,PRD0# O BD4STRUP_FT Peripheral Read Control 2 PWR1#,PWR0# O BD4STRUP_FT Peripheral Write Control 2 PRDY I BD8STRUP_FT Data Ready 1 FCS1#, FCS0# O BD4STRP_FT Flash Chip Select 2 IOCS#[3:0] O BD8STRUP_FT I/O Chip Select 4 IDE CONTROLLER DA[2:0] O BD8STRUP_FT Address Bus 3 DD[15:0] I/O BD8STRUP_FT Data Bus 16 Table 2-2. Definition of Signal Pins Signal Name Dir Buffer Type2 Description Qty Note1: These pins are must be connected to the 2.5 V power supply. They must not be connected to the 3.3 V supply. Note2: See Table 2-3 for buffer type descriptions |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |