数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

13201 数据表(PDF) 11 Page - Freescale Semiconductor, Inc

部件名 13201
功能描述  2.4 GHz Low Power Transceiver for the IEEE 802.15.4 Standard
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

13201 数据表(HTML) 11 Page - Freescale Semiconductor, Inc

Back Button 13201 Datasheet HTML 7Page - Freescale Semiconductor, Inc 13201 Datasheet HTML 8Page - Freescale Semiconductor, Inc 13201 Datasheet HTML 9Page - Freescale Semiconductor, Inc 13201 Datasheet HTML 10Page - Freescale Semiconductor, Inc 13201 Datasheet HTML 11Page - Freescale Semiconductor, Inc 13201 Datasheet HTML 12Page - Freescale Semiconductor, Inc 13201 Datasheet HTML 13Page - Freescale Semiconductor, Inc 13201 Datasheet HTML 14Page - Freescale Semiconductor, Inc 13201 Datasheet HTML 15Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 28 page
background image
MC13201 Technical Data, Rev. 1.3,
Freescale Semiconductor
11
6.2
Serial Peripheral Interface (SPI)
The host microcontroller directs the MC13201, checks its status, and reads/writes data to the device
through the 4-wire SPI port. The transceiver operates as a SPI slave device only. A transaction between
the host and the MC13201 occurs as multiple 8-bit bursts on the SPI. The SPI signals are:
1. Chip Enable (CE) - A transaction on the SPI port is framed by the active low CE input signal. A
transaction is a minimum of 3 SPI bursts and can extend to a greater number of bursts.
2. SPI Clock (SPICLK) - The host drives the SPICLK input to the MC13201. Data is clocked into the
master or slave on the leading (rising) edge of the return-to-zero SPICLK and data out changes
state on the trailing (falling) edge of SPICLK.
NOTE
For Freescale microcontrollers, the SPI clock format is the clock phase
control bit CPHA = 0 and the clock polarity control bit CPOL = 0.
3. Master Out/Slave In (MOSI) - Incoming data from the host is presented on the MOSI input.
4. Master In/Slave Out (MISO) - The MC13201 presents data to the master on the MISO output.
A typical interconnection to a microcontroller is shown in Figure 7.
Table 7. MC13201 Mode Definitions and Transition Times
Mode
Definition
Transition Time
To or From Idle
Off
All IC functions Off, Leakage only. RST asserted. Digital outputs are tri-stated
including IRQ
10 - 25 ms to Idle
Hibernate
Crystal Reference Oscillator Off. (SPI not functional.) IC Responds to ATTN. Data is
retained.
7 - 20 ms to Idle
Doze
Crystal Reference Oscillator On but CLKO output available only if Register 7, Bit 9 =
1 for frequencies of 1 MHz or less. (SPI not functional.) Responds to ATTN and can
be programmed to enter Idle Mode through an internal timer comparator.
(300 + 1/CLKO) µs to Idle
Idle
Crystal Reference Oscillator On with CLKO output available. SPI active.
Receive
Crystal Reference Oscillator On. Receiver On.
144 µs from Idle
Transmit
Crystal Reference Oscillator On. Transmitter On.
144 µs from Idle



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com