数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

STV0680 数据表(PDF) 55 Page - STMicroelectronics

部件名 STV0680
功能描述  DUAL-MODE DIGITAL CAMERA CHIPSET
PDF  63 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STV0680 数据表(HTML) 55 Page - STMicroelectronics

Back Button STV0680 Datasheet HTML 51Page - STMicroelectronics STV0680 Datasheet HTML 52Page - STMicroelectronics STV0680 Datasheet HTML 53Page - STMicroelectronics STV0680 Datasheet HTML 54Page - STMicroelectronics STV0680 Datasheet HTML 55Page - STMicroelectronics STV0680 Datasheet HTML 56Page - STMicroelectronics STV0680 Datasheet HTML 57Page - STMicroelectronics STV0680 Datasheet HTML 58Page - STMicroelectronics STV0680 Datasheet HTML 59Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 55 / 63 page
background image
Version 3.4
55/63
STV0680B+ VV6410/6411/6500
VV6500 pinout information and package dimensions
Digital video interface
D[4]
D[3]
D[2]
D[1]
D[0]
36
35
34
33
32
ODT
Tri-stateable 5-wire output data bus.
- D[4] is the most significant bit.
- D[4:0] have programmable drive strengths 2, 4 and 6 mA
QCK
42
ODT
Tri-stateable data qualification clock.
CLKIN
40
BI
↑
LVDS negative Clock input
LST/D[5]
37
ODT
Tri-stateable Line start output
May be configured as tri-stateable output data bit 5 D[5].
FST/D[6]
38
ODT
Tri-stateable Frame start signal.
May be configured as tri-stateable output data bit 6 D[6].
D[7]
41
ODT
Tri-stateable Data wire (ms data bit).
May be configured as tri-stateable output data bit 6 D[6].
OEB
20
ID
↓
Digital output (tri-state) enable.
Digital control signals
RESETB
31
ID
↑
System Reset. Active Low.
May be configured as System Sync. Active Low.
SUSPEND
31
ID
↑
USB Suspend Mode Control signal. Active High
If this feature is not required then the support circuit must pull the pin to
ground. The combination of an active high signal and pull up pad was
chosen to limit current drawn by the device while in suspend mode.
Serial interface
SCL
18
BI
↑
Serial bus clock (input only).
SDA
17
BI
↑
Serial bus data (bidirectional, open drain).
System clocks
CLKI/CLKIP
39
ID
↓
Schmitt Buffered Clock input or LVDS positive Clock input
Not connected
NC
2, 7, 8, 10,13,
14, 19, 22-28,
48
Not connected
Key
A
Analogue Input
D
Digital Input
OA
Analogue Output
ID
↑
Digital input with internal pull-up
BI
Bidirectional
ID
↓
Digital input with internal pull-down
BI
↑
Bidirectional with internal pull-up
OD
Digital Output
BI
↓
Bidirectional with internal pull-down
ODT
Tri-stateable Digital Output
Name
Pin Number
Type
Description
Table 21 : VV6500 pin description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com