数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

M16C/29 数据表(PDF) 225 Page - Renesas Technology Corp

部件名 M16C/29
功能描述  RENESAS MCU M16C FAMILY / M16C/Tiny SERIES
PDF  499 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

M16C/29 数据表(HTML) 225 Page - Renesas Technology Corp

Back Button M16C/29 Datasheet HTML 221Page - Renesas Technology Corp M16C/29 Datasheet HTML 222Page - Renesas Technology Corp M16C/29 Datasheet HTML 223Page - Renesas Technology Corp M16C/29 Datasheet HTML 224Page - Renesas Technology Corp M16C/29 Datasheet HTML 225Page - Renesas Technology Corp M16C/29 Datasheet HTML 226Page - Renesas Technology Corp M16C/29 Datasheet HTML 227Page - Renesas Technology Corp M16C/29 Datasheet HTML 228Page - Renesas Technology Corp M16C/29 Datasheet HTML 229Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 225 / 499 page
background image
14. Serial I/O
p
u
o
r
G
9
2
/
C
6
1
M
page 201
8
5
4
f
o
7
0
0
2
,
0
3
.r
a
M
2
1
.
1
.
v
e
R
2
1
1
0
-
1
0
1
0
B
9
0
J
E
R
Figure 14.23 Transfer to U2RB Register and Interrupt Timing
(4) When the IICM2 bit is set to 1 and the CKPH bit is set to 1
(3) When the IICM2 bit is set to 1 (UART transmit or receive interrupt) and the CKPH bit is set to 0
SDA2
SCL2
Receive interrupt
(DMA request)
Transmit interrupt
SDA2
SCL2
The above timing applies to the following setting :
• The CKDIR bit in the U2MR register is set to 1 (slave)
(1) When the IICM2 bit is set to 0 (ACK or NACK interrupt) and the CKPH bit is set to 0 (No clock delay)
D6
D5
D4
D3
D2
D1
D8 (ACK or NACK)
D7
SDA2
SCL2
D0
ACK interrupt (DMA
request) or NACK interrupt
(2) When the IICM2 bit is set to 0 and the CKPH bit is set to 1 (clock delay)
SDA2
SCL2
1st
bit
2nd
bit
3rd
bit
4th
bit
5th
bit
6th
bit
7th
bit
8th
bit
9th
bit
b15
•••
b9 b8 b7
b0
D8
Contents of the U2RB register
b15
•••
b9
b8 b7
b0
b15
•••
b9
b8 b7
b0
b15
•••
b9
b8 b7
b0
b15
•••
b9
b8 b7
b0
D7 D6 D5 D4 D3 D2 D1 D0
D6
D5
D4
D3
D2
D1
D7
D0
ACK interrupt (DMA
request) or NACK interrupt
D8 D7 D6 D5 D4 D3 D2 D1 D0
D6
D5
D4
D3
D2
D1
D7
D0
D7 D6 D5 D4 D3 D2 D1
D0
D6
D5
D4
D3
D2
D1
D7
D0
D7 D6 D5 D4 D3 D2 D1
D0
D8 D7 D6 D5 D4 D3 D2 D1 D0
D8 (ACK or NACK)
1st
bit
2nd
bit
3rd
bit
4th
bit
5th
bit
6th
bit
7th
bit
8th
bit
9th
bit
D8 (ACK or NACK)
1st
bit
2nd
bit
3rd
bit
4th
bit
5th
bit
6th
bit
7th
bit
8th
bit
9th
bit
D8 (ACK or NACK)
1st
bit
2nd
bit
3rd
bit
4th
bit
5th
bit
6th
bit
7th
bit
8th
bit
9th
bit
Data is transferred to the U2RB register
Data is transferred to the U2RB register
Data is transferred to the U2RB register
Receive interrupt
(DMA request)
Transmit interrupt
Data is transferred to the U2RB register
Data is transferred to the U2RB register
Contents of the U2RB register
Contents in the U2RB register
Contents in the U2RB register
Contents in the U2RB register



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com