H8SSLASH2240 datasheet(340/818 Pages) RENESAS

340 / 818 page

Section 9 16-Bit Timer Pulse Unit (TPU)

Rev.3.00 Mar. 26, 2007 Page 298 of 772

REJ09B0355-0300

9.2.3

Timer I/O Control Register (TIOR)

IOB3

R/W

IOB2

R/W

IOB1

R/W

IOB0

R/W

IOA3

R/W

IOA0

R/W

IOA2

R/W

IOA1

R/W

Bit

Initial value

R/W

Channel 0: TIOR0H

Channel 1: TIOR1

Channel 2: TIOR2

IOD3

R/W

IOD2

R/W

IOD1

R/W

IOD0

R/W

IOC3

R/W

IOC0

R/W

IOC2

R/W

IOC1

R/W

Channel 0: TIOR0L

Note: When TGRC or TGRD is designated for buffer operation, this setting is invalid and the

Bit

Initial value

R/W

The TIOR registers are 8-bit registers that control the TGR registers. The TPU has four TIOR

registers, two for channel 0 and one each for channels 1, and 2. The TIOR registers are initialized

to H'00 by a reset, and in hardware standby mode.

Care is required since TIOR is affected by the TMDR setting. The initial output specified by TIOR

is valid when the counter is stopped (the CST bit in TSTR is cleared to 0). Note also that, in PWM

mode 2, the output at the point at which the counter is cleared to 0 is specified.

H8S/2240 数据表(PDF) 340 Page - Renesas Technology Corp

H8S/2240 数据表(HTML) 340 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载