H8SSLASH2240 datasheet(357/818 Pages) RENESAS

357 / 818 page

Section 9 16-Bit Timer Pulse Unit (TPU)

Rev.3.00 Mar. 26, 2007 Page 315 of 772

REJ09B0355-0300

9.2.9

Timer Synchro Register (TSYR)

—

SYNC0

R/W

SYNC2

R/W

SYNC1

R/W

Bit

Initial value

R/W

TSYR is an 8-bit readable/writable register that selects independent operation or synchronous

operation for the channel 0 to 2 TCNT counters. A channel performs synchronous operation when

the corresponding bit in TSYR is set to 1.

TSYR is initialized to H'00 by a reset, and in hardware standby mode.

Bits 7 and 3—Reserved: Should always be written with 0.

Bits 2 to 0—Timer Synchro 2 to 0 (SYNC2 to SYNC0): These bits select whether operation is

independent of or synchronized with other channels.

When synchronous operation is selected, synchronous presetting of multiple channels*

1, and

synchronous clearing through counter clearing on another channel*

2 are possible.

Notes: 1. To set synchronous operation, the SYNC bits for at least two channels must be set to 1.

2. To set synchronous clearing, in addition to the SYNC bit, the TCNT clearing source

must also be set by means of bits CCLR2 to CCLR0 in TCR.

Bit n

SYNCn

Description

TCNTn operates independently (TCNT presetting/clearing is unrelated to

other channels)

(Initial value)

TCNTn performs synchronous operation

TCNT synchronous presetting/synchronous clearing is possible

Note:

n = 2 to 0

H8S/2240 数据表(PDF) 357 Page - Renesas Technology Corp

H8S/2240 数据表(HTML) 357 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载