| 数据搜索系统,热门电子元器件搜索 |
|
H8S/2240 数据表(PDF) 185 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
H8S/2240 数据表(HTML) 185 Page - Renesas Technology Corp |
|
185 / 818 page ![]() Section 6 Bus Controller Rev.3.00 Mar. 26, 2007 Page 143 of 772 REJ09B0355-0300 6.2.5 Bus Control Register L (BCRL) 7 BRLE 0 R/W 6 BREQOE 0 R/W 5 EAE 1 R/W 4 — 1 (R/W) 3 — 1 (R/W) 0 WAITE 0 R/W 2 ASS 1 R/W 1 — 0 (R/W) Bit Initial value R/W : : : BCRL is an 8-bit readable/writable register that performs selection of the external bus release state protocol, selection of the area partition unit and enabling or disabling of WAIT pin input. BCRL is initialized to H'3C by a power-on reset and in hardware standby mode. It is not initialized by a manual reset or in software standby mode. Bit 7—Bus Release Enable (BRLE): Enables or disables external bus release. Bit 7 BRLE Description 0 External bus release is disabled. BREQ, BACK, and BREQO can be used as I/O ports. (Initial value) 1 External bus release is enabled. Bit 6—BREQO Pin Enable (BREQOE): Outputs a signal that requests the external bus master to drop the bus request signal ( BREQ) in the external bus release state, when an internal bus master performs an external space access. Bit 6 BREQOE Description 0 BREQO output disabled. BREQO can be used as I/O port. (Initial value) 1 BREQO output enabled. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |