H8SXSLASH1663 datasheet(614/1158 Pages) RENESAS

614 / 1158 page

Section 10 16-Bit Timer Pulse Unit (TPU)

Rev.1.00 Jun. 07, 2006 Page 562 of 1102

REJ09B0294-0100

(3) Phase Counting Mode Application Example

Figure 10.29 shows an example in which phase counting mode is designated for channel 1, and

channel 1 is coupled with channel 0 to input servo motor 2-phase encoder pulses in order to detect

the position or speed.

Channel 1 is set to phase counting mode 1, and the encoder pulse A-phase and B-phase are input

to TCLKA and TCLKB.

Channel 0 operates with TCNT counter clearing by TGRC_0 compare match; TGRA_0 and

TGRC_0 are used for the compare match function and are set with the speed control cycle and

position control cycle. TGRB_0 is used for input capture, with TGRB_0 and TGRD_0 operating

in buffer mode. The channel 1 counter input clock is designated as the TGRB_0 input capture

source, and the pulse width of 2-phase encoder 4-multiplication pulses is detected.

TGRA_1 and TGRB_1 for channel 1 are designated for input capture, channel 0 TGRA_0 and

TGRC_0 compare matches are selected as the input capture source, and the up/down-counter

values for the control cycles are stored.

This procedure enables accurate position/speed detection to be achieved.

TCNT_1

TCNT_0

Channel 1

TGRA_1

(speed cycle capture)

TGRA_0

(speed control cycle)

TGRB_1

(position cycle capture)

TGRC_0

(position control cycle)

TGRB_0 (pulse width capture)

TGRD_0 (buffer operation)

Channel 0

TCLKA

TCLKB

Edge

detection

circuit

Figure 10.29 Phase Counting Mode Application Example

H8SX/1663 数据表(PDF) 614 Page - Renesas Technology Corp

H8SX/1663 数据表(HTML) 614 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载