数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

H8SX/1663 数据表(PDF) 616 Page - Renesas Technology Corp

部件名 H8SX/1663
功能描述  Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series
PDF  1158 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

H8SX/1663 数据表(HTML) 616 Page - Renesas Technology Corp

Back Button H8SX/1663 Datasheet HTML 612Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 613Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 614Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 615Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 616Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 617Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 618Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 619Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 620Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 616 / 1158 page
background image
Section 10 16-Bit Timer Pulse Unit (TPU)
Rev.1.00 Jun. 07, 2006 Page 564 of 1102
REJ09B0294-0100
Channel Name
Interrupt Source
Interrupt Flag
DTC
Activa-
tion
DMAC
Activa-
tion
4
TGI4A
TGRA_4 input capture/compare match
TGFA_4
O
O
TGI4B
TGRB_4 input capture/compare match
TGFB_4
O
TCI4V
TCNT_4 overflow
TCFV_4
TCI4U
TCNT_4 underflow
TCFU_4
5
TGI5A
TGRA_5 input capture/compare match
TGFA_5
O
O
TGI5B
TGRB_5 input capture/compare match
TGFB_5
O
TCI5V
TCNT_5 overflow
TCFV_5
TCI5U
TCNT_5 underflow
TCFU_5
[Legend]
O : Possible
 : Not possible
Note:
This table shows the initial state immediately after a reset. The relative channel priority
levels can be changed by the interrupt controller.
(1) Input Capture/Compare Match Interrupt
An interrupt is requested if the TGIE bit in TIER is set to 1 when the TGF flag in TSR is set to 1
by the occurrence of a TGR input capture/compare match on a channel. The interrupt request is
cleared by clearing the TGF flag to 0. The TPU has 16 input capture/compare match interrupts,
four each for channels 0 and 3, and two each for channels 1, 2, 4, and 5.
(2) Overflow Interrupt
An interrupt is requested if the TCIEV bit in TIER is set to 1 when the TCFV flag in TSR is set to
1 by the occurrence of a TCNT overflow on a channel. The interrupt request is cleared by clearing
the TCFV flag to 0. The TPU has six overflow interrupts, one for each channel.
(3) Underflow Interrupt
An interrupt is requested if the TCIEU bit in TIER is set to 1 when the TCFU flag in TSR is set to
1 by the occurrence of a TCNT underflow on a channel. The interrupt request is cleared by
clearing the TCFU flag to 0. The TPU has four underflow interrupts, one each for channels 1, 2, 4,
and 5.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com