数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

H8SX/1663 数据表(PDF) 681 Page - Renesas Technology Corp

部件名 H8SX/1663
功能描述  Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series
PDF  1158 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

H8SX/1663 数据表(HTML) 681 Page - Renesas Technology Corp

Back Button H8SX/1663 Datasheet HTML 677Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 678Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 679Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 680Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 681Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 682Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 683Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 684Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 685Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 681 / 1158 page
background image
Section 12 8-Bit Timers (TMR)
Rev.1.00 Jun. 07, 2006 Page 629 of 1102
REJ09B0294-0100
(3)
Pin Output
• Control of output from the TMO0 pin by the bits OS3 to OS0 in TCSR_0 is in accordance with
the 16-bit compare match conditions.
• Control of output from the TMO1 pin by the bits OS3 to OS0 in TCSR_1 is in accordance with
the lower 8-bit compare match conditions.
12.6.2
Compare Match Count Mode
When the bits CKS2 to CKS0 in TCR_1 are set to B'100, TCNT_1 counts compare match A for
channel 0. Channels 0 and 1 are controlled independently. Conditions such as setting of the CMF
flag, generation of interrupts, output from the TMO pin, and counter clear are in accordance with
the settings for each channel.
12.7
Interrupt Sources
12.7.1
Interrupt Sources and DTC Activation
• Interrupt in unit 0 and unit 1
There are three interrupt sources for the 8-bit timer (TMR_0 or TMR_1): CMIA, CMIB, and OVI.
Their interrupt sources and priorities are shown in table 12.4. Each interrupt source is enabled or
disabled by the corresponding interrupt enable bit in TCR or TCSR, and independent interrupt
requests are sent for each to the interrupt controller. It is also possible to activate the DTC by
means of CMIA and CMIB interrupts (This is available in unit 0 and unit 1 only).
Table 12.4
8-Bit Timer (TMR_0 or TMR_1) Interrupt Sources (in Unit 0 and Unit 1)
Signal
Name
Name
Interrupt Source
Interrupt
Flag
DTC
Activation
Priority
CMIA0
CMIA0
TCORA_0 compare match CMFA
Possible
High
CMIB0
CMIB0
TCORB_0 compare match CMFB
Possible
OVI0
OVI0
TCNT_0 overflow
OVF
Not possible Low
CMIA1
CMIA1
TCORA_1 compare match CMFA
Possible
High
CMIB1
CMIB1
TCORB_1 compare match CMFB
Possible
OVI1
OVI1
TCNT_1 overflow
OVF
Not possible Low



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com