数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

H8SX/1663 数据表(PDF) 703 Page - Renesas Technology Corp

部件名 H8SX/1663
功能描述  Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series
PDF  1158 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

H8SX/1663 数据表(HTML) 703 Page - Renesas Technology Corp

Back Button H8SX/1663 Datasheet HTML 699Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 700Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 701Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 702Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 703Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 704Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 705Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 706Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 707Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 703 / 1158 page
background image
Section 14 Watchdog Timer (WDT)
Rev.1.00 Jun. 07, 2006 Page 651 of 1102
REJ09B0294-0100
14.6.5
Internal Reset in Watchdog Timer Mode
This LSI is not reset internally if TCNT overflows while the RSTE bit is cleared to 0 during
watchdog timer mode operation, but TCNT and TCSR of the WDT are reset.
TCNT, TCSR, and RSTCR cannot be written to while the
WDTOVF signal is low. Also note that
a read of the WOVF flag is not recognized during this period. To clear the WOVF flag, therefore,
read TCSR after the
WDTOVF signal goes high, then write 0 to the WOVF flag.
14.6.6
System Reset by
WDTOVF Signal
If the
WDTOVF signal is input to the RES pin, this LSI will not be initialized correctly. Make
sure that the
WDTOVF signal is not input logically to the RES pin. To reset the entire system by
means of the
WDTOVF signal, use a circuit like that shown in figure 14.6.
Reset input
Reset signal to entire system
This LSI
RES
WDTOVF
Figure 14.6 Circuit for System Reset by
WDTOVF Signal (Example)
14.6.7
Transition to Watchdog Timer Mode or Software Standby Mode
When the WDT operates in watchdog timer mode, a transition to software standby mode is not
made even when the SLEEP instruction is executed when the SSBY bit in SBYCR is set to 1.
Instead, a transition to sleep mode is made.
To transit to software standby mode, the SLEEP instruction must be executed after halting the
WDT (clearing the TME bit to 0).
When the WDT operates in interval timer mode, a transition to software standby mode is made
through execution of the SLEEP instruction when the SSBY bit in SBYCR is set to 1.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com