H8SXSLASH1663 datasheet(772/1158 Pages) RENESAS

772 / 1158 page

Section 15 Serial Communication Interface (SCI, IrDA, CRC)

Rev.1.00 Jun. 07, 2006 Page 720 of 1102

REJ09B0294-0100

Yes

<End>

[1]

Initialization

Start reception

[2]

Yes

Read RDRF flag in SSR

[4]

[5]

Clear RE bit in SCR to 0

Error processing

(Continued below)

[3]

Read receive data in RDR and

clear RDRF flag in SSR to 0

Yes

ORER = 1

RDRF = 1

All data received

Read ORER flag in SSR

<End>

Error processing

Overrun error processing

Clear ORER flag in SSR to 0

[3]

[1] SCI initialization:

The RxD pin is automatically

designated as the receive data input

pin.

[2] [3] Receive error processing:

If a receive error occurs, read the

ORER flag in SSR, and after

performing the appropriate error

processing, clear the ORER flag to 0.

Reception cannot be resumed if the

ORER flag is set to 1.

[4] SCI state check and receive data

read:

Read SSR and check that the RDRF

flag is set to 1, then read the receive

data in RDR and clear the RDRF flag

to 0. Transition of the RDRF flag from

0 to 1 can also be identified by an RXI

interrupt.

[5] Serial reception continuation

procedure:

To continue serial reception, before

the MSB (bit 7) of the current frame is

received, reading the RDRF flag,

reading RDR, and clearing the RDRF

flag to 0 should be finished. However,

the RDRF flag is cleared automatically

when the DMAC or DTC is initiated by

a receive data full interrupt (RXI) and

reads data from RDR.

Figure 15.22 Sample Serial Reception Flowchart

15.6.5

Simultaneous Serial Data Transmission and Reception (Clocked Synchronous

Mode) (SCI_0, 1, 2, and 4 only)

Figure 15.23 shows a sample flowchart for simultaneous serial transmit and receive operations.

After initializing the SCI, the following procedure should be used for simultaneous serial data

transmit and receive operations. To switch from transmit mode to simultaneous transmit and

receive mode, after checking that the SCI has finished transmission and the TDRE and TEND

flags are set to 1, clear the TE bit to 0. Then simultaneously set both the TE and RE bits to 1 with

a single instruction. To switch from receive mode to simultaneous transmit and receive mode,

after checking that the SCI has finished reception, clear the RE bit to 0. Then after checking that

the RDRF bit and receive error flags (ORER, FER, and PER) are cleared to 0, simultaneously set

both the TE and RE bits to 1 with a single instruction.

H8SX/1663 数据表(PDF) 772 Page - Renesas Technology Corp

H8SX/1663 数据表(HTML) 772 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载