数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

H8SX/1663 数据表(PDF) 809 Page - Renesas Technology Corp

部件名 H8SX/1663
功能描述  Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series
PDF  1158 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

H8SX/1663 数据表(HTML) 809 Page - Renesas Technology Corp

Back Button H8SX/1663 Datasheet HTML 805Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 806Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 807Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 808Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 809Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 810Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 811Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 812Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 813Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 809 / 1158 page
background image
Section 16 USB Function Module (USB)
Rev.1.00 Jun. 07, 2006 Page 757 of 1102
REJ09B0294-0100
Bit
Bit Name
Initial
Value
R/W
Description
0
VBUSF
0
R/W
USB Disconnection Detection
When the function is connected to the USB bus or
disconnected from it, this bit is set to 1. The VBUS pin
of this module is used for detecting connection or
disconnection.
(When the CPU is used to clear this flag by writing 0
while the corresponding interrupt is enabled, be sure to
read the flag after writing 0 to it.)
16.3.3
Interrupt Flag Register 2 (IFR2)
IFR2, together with interrupt flag registers 0 and 1 (IFR0 and IFR1), indicates interrupt status
information required by the application. When an interrupt source is generated, the corresponding
bit is set to 1. And then this bit, in combination with interrupt enable register 2 (IER2), generates
an interrupt request to the CPU. To clear, write 0 to the bit to be cleared and 1 to the other bits.
Bit
Bit Name
Initial Value
R/W
7
0
R
6
0
R
5
SURSS
0
R
4
SURSF
0
R/W
3
CFDN
0
R/W
2
0
R
1
SETC
0
R/W
0
SETI
0
R/W
Bit
Bit Name
Initial
Value
R/W
Description
7
6
0
0
R
R
Reserved
These bits are always read as 0. The write value
should always be 0.
5
SURSS
0
R
Suspend/Resume Status
This is a status bit that describes bus state.
0: Normal state
1: Suspended state
This bit is a status bit and generates no interrupt
request.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com