数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

H8SX/1663 数据表(PDF) 810 Page - Renesas Technology Corp

部件名 H8SX/1663
功能描述  Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series
PDF  1158 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

H8SX/1663 数据表(HTML) 810 Page - Renesas Technology Corp

Back Button H8SX/1663 Datasheet HTML 806Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 807Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 808Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 809Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 810Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 811Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 812Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 813Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 814Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 810 / 1158 page
background image
Section 16 USB Function Module (USB)
Rev.1.00 Jun. 07, 2006 Page 758 of 1102
REJ09B0294-0100
Bit
Bit Name
Initial
Value
R/W
Description
4
SURSF
0
R/W
Suspend/Resume Detection
This bit is set to 1 when the state changed from normal
to suspended state or vice versa. The corresponding
interrupt output is RESUME, USBINTN2, and
USBINTN3.
(When the CPU is used to clear this flag by writing 0
while the corresponding interrupt is enabled, be sure to
read the flag after writing 0 to it.)
3
CFDN
0
R/W
End Point Information Load End
This bit is set to 1 when writing data in the endpoint
information register to the EPIR register ends (load
end). This module starts the USB operation after the
endpoint information is completely set.
(When the CPU is used to clear this flag by writing 0
while the corresponding interrupt is enabled, be sure to
read the flag after writing 0 to it.)
2
0
R
Reserved
This bit is always read as 0. The write value should
always be 0.
(When the CPU is used to clear this flag by writing 0
while the corresponding interrupt is enabled, be sure to
read the flag after writing 0 to it.)
1
SETC
0
R/W
Set_Configuration Command Detection
When the Set_Configuration command is detected, this
bit is set to 1.
(When the CPU is used to clear this flag by writing 0
while the corresponding interrupt is enabled, be sure to
read the flag after writing 0 to it.)
0
SETI
0
R/W
Set_Interface Command Detection
When the Set_Interface command is detected, this bit
is set to 1.
(When the CPU is used to clear this flag by writing 0
while the corresponding interrupt is enabled, be sure to
read the flag after writing 0 to it.)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com