数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

H8SX/1663 数据表(PDF) 839 Page - Renesas Technology Corp

部件名 H8SX/1663
功能描述  Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series
PDF  1158 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

H8SX/1663 数据表(HTML) 839 Page - Renesas Technology Corp

Back Button H8SX/1663 Datasheet HTML 835Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 836Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 837Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 838Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 839Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 840Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 841Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 842Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 843Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 839 / 1158 page
background image
Section 16 USB Function Module (USB)
Rev.1.00 Jun. 07, 2006 Page 787 of 1102
REJ09B0294-0100
Register
Bit
Transfer
Mode
Interrupt
Source
Description
Interrupt
Request
Signal
DTC
Activation
DMAC
Activation
0
SETI
Set_Interface
command detection
USBINTN2 or
USBINTN3
×
×
1
Status
SETC
Set_Configuration
command detection
USBINTN2 or
USBINTN3
×
×
2
Reserved
IFR2
3
CFDN
Endpoint information
load end
USBINTN2 or
USBINTN3
×
×
4
Status
SURSF
Suspend/resume
detection
USBINTN2,
USBINTN3, or
RESUME
×
×
5
SURSS
Suspend/resume
status
×
×
6
7
Reserved
Note:
*
EP0 interrupts must be assigned to the same interrupt request signal.
• USBINTN0 signal
DMAC start interrupt signal only EP1. See section 16.8, DMA Transfer.
• USBINTN1 signal
DMAC start interrupt signal only EP1. See section 16.8, DMA Transfer.
• USBINTN2 signal
The USBINTN2 signal requests interrupt sources for which the corresponding bits in interrupt
select registers 0 to 2 (ISR0 to ISR2) are cleared to 0. The USBINTN2 is driven low if a
corresponding bit in the interrupt flag register is set to 1.
• USBINTN3 signal
The USBINTN3 signal requests interrupt sources for which the corresponding bits in interrupt
select registers 0 to 2 (ISR0 to ISR2) are cleared to 0. The USBINTN3 is driven low if a
corresponding bit in the interrupt flag register is set to 1.
• RESUME signal
The RESUME signal is a resume interrupt signal for canceling software standby mode. The
RESUME signal is driven low at the transition to the resume state for canceling software
standby mode.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com