| 数据搜索系统,热门电子元器件搜索 |
|
H8SX/1663 数据表(PDF) 1099 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
H8SX/1663 数据表(HTML) 1099 Page - Renesas Technology Corp |
|
1099 / 1158 page ![]() Section 25 Electrical Characteristics Rev.1.00 Jun. 07, 2006 Page 1047 of 1102 REJ09B0294-0100 I φ NMI IRQi* (i = 0 to 11) IRQ* (edge input) Note: * SSIER must be set to cancel software standby mode. IRQ* (level input) t NMIS t NMIH t IRQS t IRQS t IRQH t NMIW t IRQW Figure 25.7 Interrupt Input Timing 25.3.3 Bus Timing Table 25.6 Bus Timing (1) Conditions: V CC = PLLVCC = DrVCC = 3.0 V to 3.6 V, AVCC = 3.0 V to 3.6 V, Vref = 3.0 V to AVCC, V SS = PLLVSS = DrVSS = AVSS = 0 V, Bφ = 8 MHz to 50 MHz, T a = –20°C to +75°C (regular specifications), T a = –40°C to +85°C (wide-range specifications) Item Symbol Min. Max. Unit Test Conditions Address delay time t AD 18 ns Address setup time 1 t AS1 0.5 × t cyc – 8 ns Figures 25.8 to 25.34 Address setup time 2 t AS2 1.0 × t cyc – 8 ns Address setup time 3 t AS3 1.5 × t cyc – 8 ns Address setup time 4 t AS4 2.0 × t cyc – 8 ns Address hold time 1 t AH1 0.5 × t cyc – 8 ns Address hold time 2 t AH2 1.0 × t cyc – 8 ns Address hold time 3 t AH3 1.5 × t cyc – 8 ns |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |