H8SXSLASH1663R datasheet(375/1504 Pages) RENESAS

部件名	H8SX/1663R

功能描述	Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series

PDF	1504 Pages

Scroll/Zoom	100%

制造商	RENESAS [Renesas Technology Corp]

网页	http://www.renesas.com

标志

375 / 1504 page

Section 9 Bus Controller (BSC)

Rev. 2.00 Sep. 24, 2008 Page 343 of 1468

REJ09B0412-0200

(5)

When DKC = 1

With DKC = 1 or EDKC = 1, the

DACK and EDACK signals are asserted a half cycle earlier

compared to the case when DKC = 0 or EDKC = 0.

In fast-page access, the

DACK signal continues to be low. In this case, bus cycles can be

distinguished by the

BS output timing.

Figure 9.89 shows an output timing example of the

DACK and EDACK signals when DKC = 1 or

EDKC = 1, and DDS = 1 or EDDS = 1. Figure 9.90 shows an output timing example of the

DACK

and

EDACK signals when DKC = 1 or EDKC = 1, and DDS = 0 or EDDS = 0.

Address bus

Row address

Column address 2

Column address 1

SDRAM

Precharge-sel

RAS

CAS

CKE

PALL

ACTV

NOP

WRIT

DQMLU

DQMLL

D7 to D0

DACK or EDACK

RD/

D15 to D8

Row

address

High

Figure 9.89 Output Timing Example of

DACK and EDACK when DKC = 1 or EDKC = 1

and DDS = 1 or EDDS = 1 (Write)

H8SX/1663R 数据表(PDF) 375 Page - Renesas Technology Corp

H8SX/1663R 数据表(HTML) 375 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载