数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

H8SX/1663M 数据表(PDF) 474 Page - Renesas Technology Corp

部件名 H8SX/1663M
功能描述  Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series
PDF  1504 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

H8SX/1663M 数据表(HTML) 474 Page - Renesas Technology Corp

Back Button H8SX/1663M Datasheet HTML 470Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 471Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 472Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 473Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 474Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 475Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 476Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 477Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 478Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 474 / 1504 page
background image
Section 10 DMA Controller (DMAC)
Rev. 2.00 Sep. 24, 2008 Page 442 of 1468
REJ09B0412-0200
(4)
Activation Timing by
DREQ Low Level
Figure 10.37 shows an example of normal transfer mode activated by the
DREQ signal low level.
The
DREQ signal is sampled every cycle from the next rising edge of the Bφ signal immediately
after the DTE bit write cycle.
When a low level of the
DREQ signal is detected while a transfer request by the DREQ signal is
enabled, a transfer request is held in the DMAC. When the DMAC is activated, the transfer
request is cleared. Receiving the next transfer request resumes after completion of the single cycle
and then a low level of the
DREQ signal is detected. This operation is repeated until the transfer is
completed.
Request
Wait
Wait
Wait
Request
Min. of 3 cycles
Min. of 3 cycles
Transfer source/
Transfer destination
Single
Bus
released
Bus
released
Bus
released
DMA single
cycle
DMA single
cycle
B
φ
DREQ
Address bus
DMA
operation
Channel
[1]
[2]
[3]
[4]
[5]
[6]
[7]
Transfer request
enable resumed
Transfer request
enable resumed
[1]
After DMA transfer request is enabled, a low level of the
DREQ signal is detected at the rising edge of the Bφ signal and a transfer
request is held.
[2][5] The DMAC is activated and the transfer request is cleared.
[3][6] A DMA cycle is started.
[4][7] Transfer request enable is resumed after completion of the single cycle.
(A low level of the
DREQ signal is detected at the rising edge of the Bφ signal and a transfer request is held. This is the same as [1].)
Transfer source/
Transfer destination
Single
DACK
Duration of transfer
request disabled
Duration of transfer
request disabled
Figure 10.37 Example of Transfer in Single Address Mode Activated
by
DREQ Low Level



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com