H8SXSLASH1663M datasheet(909/1504 Pages) RENESAS

909 / 1504 page

Section 19 Serial Communication Interface (SCI, IrDA, CRC)

Rev. 2.00 Sep. 24, 2008 Page 877 of 1468

REJ09B0412-0200

Bit Functions in Normal Serial Communication Interface Mode (When SMIF in SCMR = 0):

Bit

Bit Name

Initial

Value

R/W

Description

R/W

Communication Mode

0: Asynchronous mode

1: Clocked synchronous mode*

CHR

R/W

Character Length (valid only in asynchronous mode)

0: Selects 8 bits as the data length.

1: Selects 7 bits as the data length. LSB-first is fixed and

the MSB (bit 7) in TDR is not transmitted in

transmission.

In clocked synchronous mode, a fixed data length of 8

bits is used.

R/W

Parity Enable (valid only in asynchronous mode)

When this bit is set to 1, the parity bit is added to transmit

data before transmission, and the parity bit is checked in

reception. For a multiprocessor format, parity bit addition

and checking are not performed regardless of the PE bit

setting.

R/W

Parity Mode (valid only when the PE bit is 1 in

asynchronous mode)

0: Selects even parity.

1: Selects odd parity.

STOP

R/W

Stop Bit Length (valid only in asynchronous mode)

Selects the stop bit length in transmission.

0: 1 stop bit

1: 2 stop bits

In reception, only the first stop bit is checked. If the

second stop bit is 0, it is treated as the start bit of the next

transmit frame.

R/W

Multiprocessor Mode (valid only in asynchronous mode)

When this bit is set to 1, the multiprocessor function is

enabled. The PE bit and O/

E bit settings are invalid in

multiprocessor mode.

H8SX/1663M 数据表(PDF) 909 Page - Renesas Technology Corp

H8SX/1663M 数据表(HTML) 909 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载