 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
H8SX/1663M 数据表(PDF) 1240 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
H8SX/1663M 数据表(HTML) 1240 Page - Renesas Technology Corp |
|
|
1240 / 1504 page  Section 26 Boundary Scan Rev. 2.00 Sep. 24, 2008 Page 1208 of 1468 REJ09B0412-0200 26.4.1 Instruction Register (JTIR) JTIR is a 16-bit register. JTAG instructions can be transferred to JTIR by serial input from the TDI pin. JTIR is initialized when the TRST signal is low level, when the TAP controller is in the Test-Logic-Reset state, and when this LSI is placed in hardware standby mode. JTIR is not initialized by a reset or entry to software standby mode. Instructions must be serially transferred in 4-bit units. When an instruction with more than 4 bits is being transferred, the last four bits of the serial data are stored in JTIR. Bit Bit Name Initial Value R/W 15 TS3 0 14 TS2 0 13 TS1 0 12 TS0 0 11 0 10 0 9 0 8 0 Bit Bit Name Initial Value R/W 7 0 6 0 5 0 4 0 3 0 2 0 1 0 0 0 Bit Bit Name Initial Value R/W Descriptions 15 to 12 TS[3:0] All 0 R/W Test Bit Set Specify an instruction as shown in table 26.3. 11 to 0 All 0 R Reserved These bits are always read as 0. The write value should always 0. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
