数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

HD6433044F 数据表(PDF) 7 Page - Renesas Technology Corp

部件名 HD6433044F
功能描述  Renesas 16-Bit Single-Chip Microcomputer H8 Family/H8/300H Series
PDF  905 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

HD6433044F 数据表(HTML) 7 Page - Renesas Technology Corp

Back Button HD6433044F Datasheet HTML 3Page - Renesas Technology Corp HD6433044F Datasheet HTML 4Page - Renesas Technology Corp HD6433044F Datasheet HTML 5Page - Renesas Technology Corp HD6433044F Datasheet HTML 6Page - Renesas Technology Corp HD6433044F Datasheet HTML 7Page - Renesas Technology Corp HD6433044F Datasheet HTML 8Page - Renesas Technology Corp HD6433044F Datasheet HTML 9Page - Renesas Technology Corp HD6433044F Datasheet HTML 10Page - Renesas Technology Corp HD6433044F Datasheet HTML 11Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 905 page
background image
Rev. 7.00 Sep 21, 2005 page vii of xxiv
Main Revisions for this Edition
Item
Page
Revision (See Manual for Details)
All
All references to Hitachi, Hitachi, Ltd., Hitachi Semiconductors, and
other Hitachi brand names changed to Renesas Technology Corp.
Designation for categories changed from “series” to “group”
Table amended
Bit 6: RIE
Description
0
Receive-data-full (RXI) and receive-error (ERI) interrupt requests
are disabled*
(Initial value)
1
Receive-data-full (RXI) and receive-error (ERI) interrupt requests
are enabled
13.2.6 Serial Control
Register (SCR)
Bit 6-Receive
Interrupt Enable
(RIE)
461
19.5.3 Programming
Flowchart and
Sample Program
Flowchart for
Programming One
Byte
Figure 19.9
Programming
Flowchart
606
Figure amended
Enable watchdog timer*2
Select program mode
(P bit = 1 in FLMCR)
Wait (x) µs
Clear P bit
Disable watchdog timer
Select program-verify mode
(PV bit = 1 in FLMCR)
Verify (read memory)*3
No good
OK
Clear PV bit
End (1-byte data programmed)
Programming ends
Clear PV bit
Programming error
n
≥ N?
n + 1
Double the programming
time (x
× 2 → x)
→ n
No
Yes
Verify ends
V
E
PP
Clear
bit
Clear erase block register
(clear bit of programmed block to 0)
V
E
PP
Clear
bit
Clear erase block register
(clear bit of block to be
programmed to 0)
Notes: 1. Write the data to be programmed using a
byte transfer instruction.
2. Set the watchdog timer overflow interval
by setting CKS2 and CKS1 to 0 and
CKS0 to 1.
3. Read to verify data from the memory
using a byte transfer instruction.
4. tVS1: 4 µs
z:
5 to 10
µs
N:
6 (set N so that total programming
time does not exceed 1 ms)
5. Programming time x, which is determined
by the initial time
× 2n–1 (n = 1 to 6),
increases in proportion to n. Thus, set the
initial time to 15.8
µs or less to make total
programming time 1 ms or less.
Wait (tVS1) µs*4
*5



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com