数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

SH7730 数据表(PDF) 86 Page - Renesas Technology Corp

部件名 SH7730
功能描述  Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7780 Series
PDF  1188 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

SH7730 数据表(HTML) 86 Page - Renesas Technology Corp

Back Button SH7730 Datasheet HTML 82Page - Renesas Technology Corp SH7730 Datasheet HTML 83Page - Renesas Technology Corp SH7730 Datasheet HTML 84Page - Renesas Technology Corp SH7730 Datasheet HTML 85Page - Renesas Technology Corp SH7730 Datasheet HTML 86Page - Renesas Technology Corp SH7730 Datasheet HTML 87Page - Renesas Technology Corp SH7730 Datasheet HTML 88Page - Renesas Technology Corp SH7730 Datasheet HTML 89Page - Renesas Technology Corp SH7730 Datasheet HTML 90Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 86 / 1188 page
background image
Section 2 Programming Model
Rev. 1.00 Sep. 19, 2007 Page 38 of 1136
REJ09B0359-0100
Bit
Bit Name
Initial
Value
R/W
Description
27 to 16 —
All 0
R
Reserved
For details on reading/writing this bit, see General
Precautions on Handling of Product.
15
FD
0
R/W
FPU Disable Bit
When this bit is set to 1 and an FPU instruction is not in
a delay slot, a general FPU disable exception occurs.
When this bit is set to 1 and an FPU instruction is in a
delay slot, a slot FPU disable exception occurs. (FPU
instructions: H'F*** instructions and LDS (.L)/STS(.L)
instructions using FPUL/FPSCR)
14 to 10 —
All 0
R
Reserved
For details on reading/writing this bit, see General
Precautions on Handling of Product.
9
M
0
R/W
M Bit
Used by the DIV0S, DIV0U, and DIV1 instructions.
8
Q
0
R/W
Q Bit
Used by the DIV0S, DIV0U, and DIV1 instructions.
7 to 4
IMASK
1111
R/W
Interrupt Mask Level Bits
An interrupt whose priority is equal to or less than the
value of the IMASK bits is masked. It can be chosen by
CPU operation mode register (CPUOPM) whether the
level of IMASK is changed to accept an interrupt or not
when an interrupt is occurred. For details, see appendix
A, CPU Operation Mode Register (CPUOPM).
3, 2
—
All 0
R
Reserved
For details on reading/writing this bit, see General
Precautions on Handling of Product.
1
S
0
R/W
S Bit
Used by the MAC instruction.
0
T
0
R/W
T Bit
Indicates true/false condition, carry/borrow, or
overflow/underflow.
For details, see section 3, Instruction Set.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com