数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

H8/3028 数据表(PDF) 39 Page - Renesas Technology Corp

部件名 H8/3028
功能描述  Renesas 16-Bit Single-Chip Microcomputer H8 Family/H8/300H Series
PDF  923 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

H8/3028 数据表(HTML) 39 Page - Renesas Technology Corp

Back Button H8/3028 Datasheet HTML 35Page - Renesas Technology Corp H8/3028 Datasheet HTML 36Page - Renesas Technology Corp H8/3028 Datasheet HTML 37Page - Renesas Technology Corp H8/3028 Datasheet HTML 38Page - Renesas Technology Corp H8/3028 Datasheet HTML 39Page - Renesas Technology Corp H8/3028 Datasheet HTML 40Page - Renesas Technology Corp H8/3028 Datasheet HTML 41Page - Renesas Technology Corp H8/3028 Datasheet HTML 42Page - Renesas Technology Corp H8/3028 Datasheet HTML 43Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 923 page
background image
Rev. 2.00, 09/03, page 9 of 890
Pin No.
Type
Symbol
FP-100B
TFP-100B
I/O
Name and Function
System
control
RES
63
Input
Reset input: When driven low, this pin resets
the chip
RESO
10
Output
Reset output (mask ROM version): Outputs
the reset signal generated by the watchdog timer
to an external device
FWE
10
Input
Write enable signal (F-ZTAT version): Flash
memory write control signal
STBY
62
Input
Standby: When driven low, this pin forces a
transition to hardware standby mode
BREQ
59
Input
Bus request: Used by an external bus master to
request the bus right
BACK
60
Output
Bus request acknowledge: Indicates that the
bus has been granted to an external bus master
Interrupts
NMI
64
Input
Nonmaskable interrupt: Requests a
nonmaskable interrupt
IRQ5 to
IRQ0
17, 16,
90 to 87
Input
Interrupt request 5 to 0: Maskable interrupt
request pins
Address
bus
A23 to A0
97 to 100,
56 to 45,
43 to 36
Output
Address bus: Outputs address signals
Data bus
D15 to D0
34 to 23,
21 to 18
Input/
output
Data bus: Bidirectional data bus
Bus
control
CS7 to CS0
2 to 5,
88 to 91
Output
Chip select: Select signals for areas 7 to 0
AS
69
Output
Address strobe: Goes low to indicate valid
address output on the address bus
RD
70
Output
Read: Goes low to indicate reading from the
external address space
HWR
71
Output
High write: Goes low to indicate writing to the
external address space; indicates valid data on
the upper data bus (D15 to D8).
LWR
72
Output
Low write: Goes low to indicate writing to the
external address space; indicates valid data on
the lower data bus (D7 to D0).
WAIT
58
Input
Wait: Requests insertion of wait states in bus
cycles during access to the external address
space



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com