数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

M38043F1HKP 数据表(PDF) 85 Page - Renesas Technology Corp

部件名 M38043F1HKP
功能描述  8-BIT CISC SINGLE-CHIP MICROCOMPUTER 740 FAMILY / 38000 SERIES
PDF  387 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

M38043F1HKP 数据表(HTML) 85 Page - Renesas Technology Corp

Back Button M38043F1HKP Datasheet HTML 81Page - Renesas Technology Corp M38043F1HKP Datasheet HTML 82Page - Renesas Technology Corp M38043F1HKP Datasheet HTML 83Page - Renesas Technology Corp M38043F1HKP Datasheet HTML 84Page - Renesas Technology Corp M38043F1HKP Datasheet HTML 85Page - Renesas Technology Corp M38043F1HKP Datasheet HTML 86Page - Renesas Technology Corp M38043F1HKP Datasheet HTML 87Page - Renesas Technology Corp M38043F1HKP Datasheet HTML 88Page - Renesas Technology Corp M38043F1HKP Datasheet HTML 89Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 85 / 387 page
background image
1-67
REJ09B0212-0100Z
Rev.1.00
Jan 14, 2005
3804 Group (Spec.H)
HARDWARE
FUNCTIONAL DESCRIPTION
Fig. 64 START/STOP condition detecting timing diagram
START/STOP Condition Detecting Operation
The START/STOP condition detection operations are shown in
Figures 64, 65, and Table 11. The START/STOP condition is set
by the START/STOP condition set bit.
The START/STOP condition can be detected only when the input
signal of the SCL and SDA pins satisfy three conditions: SCL re-
lease time, setup time, and hold time (see Table 11).
The BB flag is set to “1” by detecting the START condition and is
reset to “0” by detecting the STOP condition.
The BB flag set/reset timing is different in the standard clock mode
and the high-speed clock mode. Refer to Table 11, the BB flag set/
reset time.
Note: When a STOP condition is detected in the slave mode (MST = 0), an
interrupt request signal “I2CIRQ” occurs to the CPU.
Table 11 START condition/STOP condition detecting conditions
Note: Unit : Cycle number of internal clock
φ
SSC value is the decimal notation value of the START/STOP condi-
tion set bits SSC4 to SSC0. Do not set “0” or an odd number to SSC
value. The value in parentheses is an example when the I2C START/
STOP condition control register is set to “1816” at
φ = 4 MHz.
Fig. 65 STOP condition detecting timing diagram
SCL release time
Standard clock mode
High-speed clock mode
4 cycles (1.0
µs)
2 cycles (0.5
µs)
2 cycles (0.5
µs)
3.5 cycles (0.875
µs)
SSC value + 1
2
SSC value + 1
2
SSC value –1
2
Setup time
Hold time
BB flag set/
reset time
SSC value + 1 cycle (6.25
µs)
cycle < 4.0
µs (3.125 µs)
cycle < 4.0
µs (3.125 µs)
+ 2 cycles (3.375
µs)
Hold time
Setup
time
SCL
SDA
BB flag
SCL release time
BB flag
set time
Hold time
Setup
time
SCL
SDA
BB flag
SCL release time
BB flag
reset
time



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com